Discussion in 'Pyra News' started by EvilDragon, Sep 15, 2018.
pretty sure 0.19% is still less than 1%...
Or, if Dodge brings some kind of Beach Buggy Style line onto the market ....
Since when is 0,19% not less than 1% as notaz commented
A DIMM is literally just a plain PCB with a fixed interface, some arbitration circuity and an SPI flash for the SPD - with the SPD being optional on soldered-on RAM, as you can just program fixed timings into the boot loader doing the DDR controller initialization. The DDR chips are really just hooked up in parallel to fill up the available bus width, common bus widths for single DDR3 chips seem to be 4, 8 and 16 bit.
Has anyone tested 533 MHz yet? I'm on the edge of my seat here. XD
Does anybody know what the bus width is between the SoC and the RAM setup in the Pyra? I'm curious.
According to the schematic published last year, the chips are each MT41K256M16HAs. I can find MT41K256M32's on the internet and those seem to be 32-bit parts, but given ours have M16 in their name and the fact they only seem to have 16 numbered lines beginning with D, I think they're 16 bit parts. There are four of them, two per channel. I'm not familiar with the way these things are actually logically laid out, so perhaps that's two 32-bit buses rather than one 64-bit one, which would perhaps make sense as the ARM chip's MMU is defined in 32-bit chunks.
Has someone of you ever tried to overclock a cpu cpu about 0.19%?
Sure, you can do it on the Pandora, set the CPU speed to 532 MHz, then bump it up to 533 MHz.
there's a patch...
Wow I hope this works.
Hang on to yer butts.
Isn't on-die termination(ODT) important? If it doesn't work, will the Pyra still be stable, or will there be signal reflection?
Terminators need to match the line's characteristic impedance. The short lines from one chip to adjacent ram chips on a small PCB are super short and very pure so I'd expect they have very low impedences, but that's just an educated guess to be fair.
For those of you reading that email and wondering what DYN_ODT is, it is Dynamic On-Die Termination, which is explained quite well in this Micron Datasheet in Portable Document Format (pdf):
TN-41-04 DDR3 Dynamic On-Die Termination - Micron - Technical Note - DDR3 Dynamic On-Die Termination
(Apologies: an admin or moderator will need to remove the carets from the above as the board software thinks it may be spam.) Done - Binky
Thank-you, Eight Bit
Mhm so it is possible that another hardware revision for the CPU board is necessary?
Gesendet von meinem SM-N9005 mit Tapatalk
Doesn't look like that's imminently required, as working around with software appears to fix the crashes.
Seems like nope it didn't work...
but at least they know what can make it work, even if it's not ideal to disable self-refresh...
Separate names with a comma.