If necessary I can run a Signal Integrity analysis check on the memory traces (mainly DQS, DQ# and address) according to JEDEC standard. Sometimes we have intermittent operation from the memory (losing some bits from time to time). Just need the layout from the ECAD tool and IBIS models of the...