Hi everyone,
I need some documentation on how to optimize assembler code for pipeline execution on ARM11 processor.
I remember some general rules for some generic RISC CPU from my university days, like branch prediction, instruction interleaving, computational dependencies, etc, but I have...