Leo Provides Server-grade Customizable Reliability: Difference between revisions

From Pyra Wiki
Jump to navigation Jump to search
(Created page with "<br>SANTA CLARA, Calif.--(Enterprise WIRE)--Astera Labs, Memory Wave a pioneer in purpose-built connectivity options for clever methods, as we speak introduced its Leo Memory Connectivity Platform supporting Compute Specific Link™ (CXL™) 1.1 and 2.0 has begun pre-manufacturing sampling for patrons and strategic partners to enable safe, dependable and high-performance memory enlargement and pooling for cloud servers. This milestone follows the profitable finish-to-fi...")
 
(No difference)

Latest revision as of 02:07, 14 August 2025


SANTA CLARA, Calif.--(Enterprise WIRE)--Astera Labs, Memory Wave a pioneer in purpose-built connectivity options for clever methods, as we speak introduced its Leo Memory Connectivity Platform supporting Compute Specific Link™ (CXL™) 1.1 and 2.0 has begun pre-manufacturing sampling for patrons and strategic partners to enable safe, dependable and high-performance memory enlargement and pooling for cloud servers. This milestone follows the profitable finish-to-finish interoperability testing of the Leo Sensible Memory Controllers with business-leading CPU/GPU platforms and DRAM memory modules over a variety of actual-world workloads. "Our Leo Memory Connectivity Platform for CXL 1.1 and 2.0 is objective-constructed to beat processor memory bandwidth bottlenecks and capacity limitations in accelerated and intelligent infrastructure," mentioned Jitendra Mohan, CEO, Astera Labs. CXL is proving to be a essential enabler to comprehend the vision of Artificial Intelligence (AI) and Machine Studying (ML) within the cloud. Leo Smart Memory Controllers implement the CXL.memory (CXL.mem) protocol to allow a CPU to access and manage CXL-hooked up memory in support of normal-goal compute, AI training and inference, machine learning, in-memory databases, memory tiering, multi-tenant use-cases, and different application-specific workloads.



"Applications like Synthetic Intelligence, Machine Learning and in-memory database managers have an insatiable appetite for memory, but current CPU memory buses limit DRAM capacity to eight DIMMs per CPU," observed Nathan Brookwood, research fellow at Perception 64. "CXL promises to free programs from the constraints of motherboard memory buses, however requires that CPUs and DRAM controllers be reengineered to help the brand new normal. Forthcoming processors from AMD and Intel handle the CPU aspect of the link. Astera’s Leo Sensible Memory Controllers are available now and deal with the opposite end of the CXL hyperlink. Leo Good Memory Controllers supply complete options that hyperscale data centers require for cloud-scale deployment of compute-intensive workloads, reminiscent of AI and ML. Leo gives server-grade customizable Reliability, Availability and Serviceability (RAS) capabilities to allow information middle operators to tailor their options so components akin to memory errors, materials degradation, environmental impacts, or manufacturing defects don't impression application efficiency, uptime, and consumer experience. Extensive telemetry features and software APIs for fleet management make it simple to manage, debug and deploy at scale on cloud-based mostly platforms.



Not like different memory expansion options, Leo helps end-to-finish datapath safety and unleashes the best capability and bandwidth by supporting as much as 2TB of memory per Leo Controller and as much as 5600MT/s per memory channel, the minimum speed required to completely make the most of the bandwidth of the CXL 1.1 and 2.0 interface. "CXL is designed to be an open customary interface to support composable memory infrastructure that can increase and share memory resources to carry greater efficiency to trendy data centers," said Raghu Nambiar, company vice president, Information Middle Ecosystems and Options, AMD. Leo Smart Memory Controllers characteristic a versatile memory structure that ensures help for not solely JEDEC standard DDR interface, but also for different memory vendor-particular interfaces providing unique flexibility to assist completely different memory varieties, and reaching lower total price of ownership (TCO). Leo Sensible Memory Controllers are also the industry’s first resolution to address memory pooling and sharing to allow information heart operators to additional scale back TCO by growing memory utilization and availability.



"CXL provides a platform for a wealth of memory connectivity choices and innovations in subsequent-era server architectures, which is essential for the trade to understand the super potential of information-centric purposes," mentioned Zane Ball, Company Vice President, and Normal Supervisor, Data Platforms Engineering and Structure Group, Intel. Leo Sensible Memory Wave Experience Controllers have been developed in shut partnership with the industry’s leading processor distributors, memory vendors, strategic cloud clients, system OEMs, and the CXL Consortium to make sure they meet their particular requirements and seamlessly interoperate across the ecosystem. "Astera Labs continues to be a invaluable contributor to the CXL Consortium with its connectivity experience and commitment to vendor-neutral interoperability," said Siamak Tavallaei, president, CXL Consortium. Astera Labs has launched in depth product documentation, software notes, firmware, software program, administration utilities and growth kits to allow partners and customers to seamlessly evaluate, develop and deploy Leo Good Memory Controllers and Aurora A-Sequence Sensible Memory Hardware Solutions. Astera Labs will display the Leo Memory Connectivity Platform at VMware Explore 2022 US this week as part of the "How Your Future Server Purchase Should be Ready for Tiered Memory" session alongside Lenovo and VMware. Astera Labs Inc., headquartered in the center of California’s Silicon Valley, is a pacesetter in objective-built connectivity options for information-centric programs throughout the information middle. The company’s product portfolio includes system-aware semiconductor integrated circuits, boards, and services to enable strong CXL, PCIe, and Ethernet connectivity. Compute Express Link™ and CXL™ are trademarks of the CXL™ Consortium. All other trademarks are the property of their respective house owners.
thememorywave.co.uk