

# **SSD2858**

## *Advance Information*

### **Dual MIPI DSI Tx for WQXGA with Frame Buffer**

This document contains information on a new product. Specifications and information herein are subject to change without notice.

<http://www.solomon-systech.com>

SSD2858

Rev 1.1

P 1/199

Dec 2013

Copyright © 2013 **Solomon Systech Limited**



### Appendix 1: IC Revision history of SSD2858 Specification

Version	Change Items	Effective Date
0.10	1 <sup>st</sup> Release	9-Aug-13
0.20	<ol style="list-style-type: none"> <li>1. Revise Pin59 as C11N</li> <li>2. Revise storage temperature</li> <li>3. Revsied DC characteristics</li> </ol>	11-Sep-13
1.0	<p>Initiail release of Advance Information</p> <ol style="list-style-type: none"> <li>1. Delete eFuse related information</li> <li>2. Include frequency range of crystal (XTAL) 20~30MHz</li> <li>3. Update DC characteristics</li> <li>4. Revise min setting of VDPS = 10</li> <li>5. Revise TE_SEL description</li> <li>6. Include limitation on Special Register 0xFF</li> </ol>	28-Nov-13
1.1	<ol style="list-style-type: none"> <li>1. Update description for MIPITX – 0x000C, 0x0010</li> <li>2. Include condition for DC characteristics</li> </ol>	17-Feb-14

# CONTENTS

<b>1</b>	<b>DEVICE OVERVIEW.....</b>	<b>10</b>
	INTRODUCTION .....	10
	FEATURES.....	10
	OVERVIEW.....	11
	DESCRIPTION .....	11
	<i>MIPI DSI RX (MIPIRX)</i> .....	12
	<i>Video Timing Control Module (VTCM)</i> .....	12
	<i>Video Compression Unit (VCU)</i> .....	12
	<i>MIPI DSI TX (MIPITX)</i> .....	12
	<i>Clock Controller, Oscillator, and Phase Locked Loop (SCM)</i> .....	12
	<i>Charge Pump</i> .....	12
<b>2</b>	<b>SYSTEM MAP .....</b>	<b>13</b>
	INTRODUCTION .....	13
	MEMORY MAP.....	14
	COMMAND RETRANSMISSION (SPECIAL GENERIC PACKET WITH PARAMETER 0 = 0xFF).....	14
<b>3</b>	<b>PACKAGE AND PIN DESCRIPTION.....</b>	<b>15</b>
	INTRODUCTION .....	15
	PIN FUNCTION .....	15
	SSD2858QL9 PIN ASSIGNMENT .....	18
	PIN ASSIGNMENT TABLE .....	19
	DIMENSION FOR SSD2858.....	21
	MARKING FOR SSD2858 .....	22
<b>4</b>	<b>POWER MANAGEMENT.....</b>	<b>23</b>
	INTRODUCTION .....	23
	POWER UP SEQUENCE .....	24
	RESET SEQUENCE .....	25
	POWER DOWN SEQUENCE .....	25
<b>5</b>	<b>SYSTEM CONTROL MODULE (SCM).....</b>	<b>26</b>
	FEATURES.....	26
	PROGRAMMING MODEL.....	27
	1.1 REGISTER DESCRIPTION.....	28
	<i>SCM Control Register</i> .....	28
	<i>SCM PLL Register</i> .....	29
	<i>SCM Clock Control Register</i> .....	31
	<i>SCM Miscellaneous Control 1 Register</i> .....	32
	<i>SCM Miscellaneous Control 2 Register</i> .....	33
	<i>SCM MIPIRX PHY Control Register</i> .....	35
	<i>SCM Analog Control 1 Register</i> .....	36
	<i>SCM Analog Control 2 Register</i> .....	39
	<i>SCM Scratch Register</i> .....	40
	<i>SCM GAP1 Register</i> .....	41
	<i>SCM GAP2 Register</i> .....	42
<b>6</b>	<b>MIPI DSI RX (MIPIRX) .....</b>	<b>43</b>
	FEATURES.....	43
	REFERENCES.....	43
	DEFINITIONS.....	43
	ARCHITECTURE .....	44
	<i>Overview</i> .....	44
	DETAILED DESCRIPTION.....	45
	<i>D-PHY controller</i> .....	45
	<i>Parallel Interface</i> .....	45

<i>Protocol Control Unit (PCU)</i> .....	45
<i>Packet Processing Unit (PPU)</i> .....	46
<i>Error Correction Code/ Cyclic Redundancy Check (ECC/CRC)</i> .....	46
<i>Analog Transceiver</i> .....	46
PROGRAMMING MODEL.....	47
1.2 REGISTER DESCRIPTION.....	48
<i>Configuration Control Register</i> .....	48
<i>Delay Configuration Register</i> .....	49
<i>HS RX Timer Register</i> .....	50
<i>LP TX Timer Register</i> .....	51
<i>SOT Count Register</i> .....	52
<i>Phy Error Register</i> .....	53
<i>Analog Control Register 1</i> .....	55
<i>Analog Control Register 2</i> .....	56
<i>Initialization Register</i> .....	57
<i>Power Cut Register</i> .....	58
<i>DSI Error Register</i> .....	59
<i>Error Count Register</i> .....	61
OPERATING MODES .....	62
<i>End of Transmission (EOT)</i> .....	62
<i>Contention Detection and Timer</i> .....	62
<i>Error Report</i> .....	63
<i>D-PHY operation</i> .....	63
<i>Data Bit Operation</i> .....	64
<b>7 VIDEO TIMING CONTROL MODULE (VTCM) .....</b>	<b>67</b>
PROGRAMMING MODEL.....	68
REGISTER DESCRIPTION .....	70
<i>DCS Command Support</i> .....	106
<i>Qualcomm Compression Command Support</i> .....	107
OPERATING MODES .....	112
<i>Tearing</i> .....	112
<i>Address Mode</i> .....	115
<i>Rotation 90°</i> .....	116
<i>Partial Display</i> .....	117
<i>HSCA</i> .....	118
<i>VSCA</i> .....	119
<i>VPPHD Scaling Algorithm</i> .....	121
<i>VPPHD Cubic Interpolation</i> .....	123
<b>8 VIDEO COMPRESSION UNIT (VCU).....</b>	<b>124</b>
PROGRAMMING MODEL.....	124
REGISTER DESCRIPTION .....	125
<i>VCU Device Identification Register</i> .....	125
<i>VCU Capabilities Register</i> .....	126
<i>VCU Horizontal Display Configuration Register</i> .....	127
<i>VCU Qualcomm FBC Control Register</i> .....	128
<i>VCU Qualcomm FBC Size Register</i> .....	130
<i>VCU Qualcomm FBC Configuration Register</i> .....	131
<i>VCU Qualcomm FBC Control 2 Register</i> .....	133
<i>VCU Qualcomm FBC Control 3 Register</i> .....	134
<i>VCU Qualcomm FBC Status Register</i> .....	135
<b>9 GENERAL PURPOSE I/O (GPIO).....</b>	<b>136</b>
<b>REFERENCES.....</b>	<b>136</b>
INTRODUCTION .....	136
FEATURES.....	136
ARCHITECTURE .....	137

<i>Overview</i> .....	137
PROGRAMMING MODEL .....	138
<i>Register Description</i> .....	141
<b>10 MIPI DSI TX (MIPITX) .....</b>	<b>160</b>
FEATURES .....	160
REFERENCES .....	160
DEFINITIONS .....	160
DETAILED DESCRIPTIONS .....	161
<i>Multiple DSI Output (Video and Command)</i> .....	161
PROGRAMMING MODEL .....	162
REGISTER DESCRIPTIONS .....	163
<i>Device Identification Register</i> .....	163
<i>Capability Register</i> .....	164
<i>Control Register</i> .....	165
<i>Video Timing Control 1 Register</i> .....	167
<i>Video Timing Control 2 Register</i> .....	169
<i>Video Configuration Register</i> .....	170
<i>Trimming Control Register</i> .....	173
<i>Watermark Register</i> .....	174
<i>Partition Register</i> .....	175
<i>HS Transmit Timer Register</i> .....	176
<i>LP Receive Timer Register</i> .....	177
<i>Delay Adjustment 1 Register</i> .....	178
<i>Delay Adjustment 2 Register</i> .....	179
<i>Delay Adjustment 3 Register</i> .....	180
<i>Analog Control Register</i> .....	181
<i>Video Bist 1 Register</i> .....	183
<i>Video Bist 2 Register</i> .....	184
<i>DSIn Control Register (where n = 0 to 2)</i> .....	185
<i>DSIn Video Register</i> .....	188
<i>DSIn Ack Resp Register</i> .....	189
<i>DSIn Status Register</i> .....	190
<i>DSIn Delay Control 1 Register</i> .....	192
<i>DSIn Delay Control 2 Register</i> .....	193
<b>11 ELECTRICAL CHARACTERISTICS .....</b>	<b>194</b>
MAXIMUM RATINGS .....	194
RECOMMENDED OPERATING CONDITIONS .....	195
DC CHARACTERISTICS .....	196
<b>12 AC CHARACTERISTICS .....</b>	<b>198</b>
RESET TIMING .....	198

## TABLES

TABLE 2-1: REGISTER ACCESS GENERIC LONG PACKET.....	13
TABLE 2-2: SYSTEM MEMORY MAP .....	14
TABLE 3-1: PIN DESCRIPTION .....	15
TABLE 3-2: PIN ASSIGNMENT.....	19
TABLE 5-1: SCM REGISTER SUMMARY .....	27
TABLE 5-2: SCM CONTROL DESCRIPTION.....	28
TABLE 5-3: SCM PLL REGISTER DESCRIPTION.....	29
TABLE 5-4: SCM CLOCK CONTROL REGISTER DESCRIPTION .....	31
TABLE 5-5: SCM MISCELLANEOUS CONTROL 1 REGISTER DESCRIPTION.....	32
TABLE 5-6: SCM MISCELLANEOUS CONTROL 2 DESCRIPTION .....	33
TABLE 5-8: SCM MIPIRX PHY CONTROL REGISTER DESCRIPTION.....	35
TABLE 5-9: SCM ANALOG CONTROL 1 REGISTER DESCRIPTION.....	36
TABLE 5-10: SCM ANALOG CONTROL 1 REGISTER DESCRIPTION.....	39
TABLE 5-11: SCM SCRATCH 0 REGISTER DESCRIPTION .....	40
TABLE 5-12: SCM GAP1 REGISTER DESCRIPTION .....	41
TABLE 5-13: SCM GAP2 REGISTER DESCRIPTION .....	42
TABLE 6-1: CONFIGURATION CONTROL REGISTER DESCRIPTION .....	48
TABLE 6-2: DELAY CONFIGURATION REGISTER DESCRIPTION .....	49
TABLE 6-3: HS RX TIMER REGISTER DESCRIPTION .....	50
TABLE 6-4: LP TX TIMER REGISTER DESCRIPTION .....	51
TABLE 6-5: SOT COUNT REGISTER DESCRIPTION .....	52
TABLE 6-6: PHY ERROR REGISTER DESCRIPTION .....	53
TABLE 6-7: ANALOG CONTROL REGISTER 1 DESCRIPTION .....	55
TABLE 6-8: ANALOG CONTROL REGISTER 2 DESCRIPTION .....	56
TABLE 6-9: INITIALIZATION REGISTER DESCRIPTION .....	57
TABLE 6-10: POWER CUT REGISTER DESCRIPTION.....	58
TABLE 6-11: DSI ERROR REGISTER DESCRIPTION.....	59
TABLE 6-12: ERROR COUNT REGISTER DESCRIPTION.....	61
TABLE 7-1: VTCM REGISTER SUMMARY .....	68
TABLE 7-2: VTCM DEVICE IDENTIFICATION REGISTER DESCRIPTION .....	70
TABLE 7-3: VTCM CAPABILITIES REGISTER DESCRIPTION.....	71
TABLE 7-4: VTCM CONTROL REGISTER DESCRIPTION .....	73
TABLE 7-5: VTCM CONFIGURATION REGISTER DESCRIPTION .....	74
TABLE 7-6: VTCM PIXEL CLOCK FREQUENCY RATIO REGISTER DESCRIPTION .....	76
TABLE 7-7: VTCM DISPLAY HORIZONTAL CONFIGURATION REGISTER DESCRIPTION .....	77
TABLE 7-8: VTCM VERTICAL DISPLAY CONFIGURATION REGISTER DESCRIPTION .....	78
TABLE 7-9: VTCM MEMORY SIZE REGISTER DESCRIPTION.....	79
TABLE 7-10: VTCM DISPLAY SIZE REGISTER DESCRIPTION.....	80
TABLE 7-11: VTCM PANEL SIZE REGISTER DESCRIPTION .....	81
TABLE 7-12: VTCM IDLE FRAME & URAM CONFIGURATION REGISTER DESCRIPTION .....	82
TABLE 7-13: VTCM IDLE FRAME COUNT REGISTER DESCRIPTION.....	84
TABLE 7-14: VTCM URAM CONTROL REGISTER DESCRIPTION .....	85
TABLE 7-15: VTCM PANEL OFFSET START REGISTER DESCRIPTION .....	86
TABLE 7-16: VTCM PANEL OFFSET END REGISTER DESCRIPTION .....	87
TABLE 7-17: VTCM IMAGE SIZE REGISTER DESCRIPTION .....	88
TABLE 7-18: VTCM VERTICAL SCALER CONTROL 1 REGISTER DESCRIPTION.....	89
TABLE 7-19: VTCM VERTICAL SCALER CONTROL 2 REGISTER DESCRIPTION.....	90
TABLE 7-20: VTCM VERTICAL SCALER LOW REGISTER <N> DESCRIPTION .....	91
TABLE 7-21: VTCM VERTICAL SCALER HIGH REGISTER <N> DESCRIPTION.....	92
TABLE 7-22: VTCM HORIZONTAL SCALER CONTROL 1 REGISTER DESCRIPTION .....	93
TABLE 7-23: VTCM HORIZONTAL SCALER CONTROL 2 REGISTER DESCRIPTION .....	94
TABLE 7-24: VTCM HORIZONTAL SCALER LOW REGISTER <N> DESCRIPTION.....	95
TABLE 7-25: VTCM HORIZONTAL SCALER HIGH REGISTER <N> DESCRIPTION.....	96
TABLE 7-26: VTCM QUALCOMM FBC CONTROL REGISTER DESCRIPTION.....	97
TABLE 7-27: VTCM QUALCOMM FBC SIZE REGISTER DESCRIPTION .....	99
TABLE 7-28: VTCM QUALCOMM FBC CONFIGURATION REGISTER DESCRIPTION.....	100
TABLE 7-29: VTCM QUALCOMM FBC CONTROL 2 REGISTER DESCRIPTION .....	102
TABLE 7-30: VTCM QUALCOMM FBC CONTROL 3 REGISTER DESCRIPTION .....	103
TABLE 7-31: VTCM QUALCOMM FBC STATUS REGISTER DESCRIPTION.....	104

TABLE 7-32: VTCM TEST REGISTER DESCRIPTION.....	105
TABLE 7-33: BITPLANE FOR CAPABILITY EXCHANGE.....	107
TABLE 7-34: BITPLANE FOR PROFILE ID BYTE.....	108
TABLE 7-35: DSI VIDEO MODE PACKET FORMATS .....	110
TABLE 7-36: HSCA CONFIGURATION PARAMETERS.....	118
TABLE 7-37: VSCA CONFIGURATION PARAMETERS.....	119
TABLE 7-38: SCALING TERMS.....	122
TABLE 7-39: LUT ORGANIZATION.....	123
TABLE 7-40: LUT PROGRAMMING VIEW .....	123
TABLE 8-1: VCU APB REGISTER SUMMARY.....	124
TABLE 8-2: VCU DEVICE IDENTIFICATION REGISTER DESCRIPTION .....	125
TABLE 8-3: VCU CAPABILITIES REGISTER DESCRIPTION.....	126
TABLE 8-4: VCU DISPLAY HORIZONTAL CONFIGURATION REGISTER DESCRIPTION.....	127
TABLE 8-5: VCU QUALCOMM FBC CONTROL REGISTER DESCRIPTION.....	128
TABLE 8-6: VCU QUALCOMM FBC SIZE REGISTER DESCRIPTION .....	130
TABLE 8-7: VCU QUALCOMM FBC CONFIGURATION REGISTER DESCRIPTION.....	131
TABLE 8-8: VCU QUALCOMM FBC CONTROL 2 REGISTER DESCRIPTION .....	133
TABLE 8-9: VCU QUALCOMM FBC CONTROL 3 REGISTER DESCRIPTION .....	134
TABLE 8-10: VCU QUALCOMM FBC STATUS REGISTER DESCRIPTION .....	135
TABLE 9-1: GPIO REGISTER SUMMARY .....	138
TABLE 9-2: GPIO DEVICE IDENTIFICATION REGISTER DESCRIPTION .....	141
TABLE 9-3: GPIO CAPABILITIES REGISTER DESCRIPTION .....	142
TABLE 9-4: GPIO CONTROL REGISTER DESCRIPTION .....	143
TABLE 9-5: GPIO FUNCTION REGISTER DESCRIPTION .....	144
TABLE 9-6: GPIO MODE REGISTER DESCRIPTION.....	145
TABLE 9-7: GPIO PULL REGISTER DESCRIPTION.....	146
TABLE 9-8: GPIO DATA DIRECTION REGISTER DESCRIPTION .....	147
TABLE 9-9: GPIO OUTPUT SOURCE SELECT REGISTER 1 DESCRIPTION .....	148
TABLE 9-10: GPIO OUTPUT SOURCE SELECT REGISTER 2 DESCRIPTION .....	149
TABLE 9-11: GPIO INPUT CONFIGURATION A REGISTER 1 DESCRIPTION .....	150
TABLE 9-12: GPIO INPUT SOURCE SELECT A REGISTER 2 DESCRIPTION .....	151
TABLE 9-13: GPIO INPUT SOURCE SELECT B REGISTER 1 DESCRIPTION .....	152
TABLE 9-14: GPIO INPUT SOURCE SELECT B REGISTER 2 DESCRIPTION .....	153
TABLE 9-15: GPIO DATA REGISTER DESCRIPTION.....	154
TABLE 9-16: GPIO INTERRUPT CONFIGURATION REGISTER 1 DESCRIPTION .....	155
TABLE 9-17: GPIO INTERRUPT CONFIGURATION REGISTER 2 DESCRIPTION .....	156
TABLE 9-18: GPIO INTERRUPT ENABLE REGISTER DESCRIPTION .....	157
TABLE 9-19: GPIO INTERRUPT STATUS REGISTER DESCRIPTION .....	158
TABLE 9-20: GPIO INTERRUPT ENABLE REGISTER DESCRIPTION .....	159
TABLE 10-1: DSITX REGISTER SUMMARY.....	162
TABLE 10-2: DEVICE IDENTIFICATION REGISTER DESCRIPTION .....	163
TABLE 10-3: CAPABILITY REGISTER DESCRIPTION.....	164
TABLE 10-4: CONTROL REGISTER DESCRIPTION .....	165
TABLE 10-5: VIDEO TIMING CONTROL 1 REGISTER DESCRIPTION.....	167
TABLE 10-6: VIDEO TIMING CONTROL 2 REGISTER DESCRIPTION.....	169
TABLE 10-7: VIDEO CONFIGURATION REGISTER DESCRIPTION .....	170
TABLE 10-8: TRIMMING CONTROL REGISTER DESCRIPTION.....	173
TABLE 10-9: WATERMARK REGISTER DESCRIPTION .....	174
TABLE 10-10: PARTITION REGISTER DESCRIPTION.....	175
TABLE 10-11: HS TRANSMIT TIMER REGISTER DESCRIPTION .....	176
TABLE 10-12: LP RECEIVE TIMER REGISTER DESCRIPTION .....	177
TABLE 10-13: DELAY ADJUSTMENT 1 REGISTER DESCRIPTION.....	178
TABLE 10-14: DELAY ADJUSTMENT 2 REGISTER DESCRIPTION.....	179
TABLE 10-15: DELAY ADJUSTMENT 3 REGISTER DESCRIPTION.....	180
TABLE 10-16: ANALOG CONTROL REGISTER DESCRIPTION.....	181
TABLE 10-17: VIDEO BIST 1 REGISTER DESCRIPTION.....	183
TABLE 10-18: VIDEO BIST 2 REGISTER DESCRIPTION.....	184
TABLE 10-19: DSIN CONTROL REGISTER DESCRIPTION .....	185
TABLE 10-20: DSIN VIDEO REGISTER DESCRIPTION .....	188
TABLE 10-21: DSIN ACK RESP REGISTER DESCRIPTION .....	189

TABLE 10-22: DSIN STATUS REGISTER DESCRIPTION .....	190
TABLE 10-23: DSIN DELAY CONTROL 1 REGISTER DESCRIPTION .....	192
TABLE 10-24: DSIN DELAY CONTROL 2 REGISTER DESCRIPTION .....	193
TABLE 11-1: MAXIMUM RATINGS (VOLTAGE REFERENCED TO $V_{SS}$ ) .....	194
TABLE 11-2: RECOMMENDED OPERATING CONDITIONS .....	195
TABLE 11-3: DC CHARACTERISTICS .....	196
TABLE 12-1: RESET TIMING.....	198

## FIGURES

FIGURE 1-1: SSD2858 BLOCK DIAGRAM .....	11
FIGURE 3-1: SSD2858QL9 PINOUT DIAGRAM – 128 LQFP .....	18
FIGURE 3-2- PACKAGE INFORMATION .....	21
FIGURE 3-3- MARKING INFORMATION .....	22
FIGURE 5-1 SSD2858 CLOCK DIAGRAM.....	26
FIGURE 6-1: MIPI RX IP INTERFACE DIAGRAM.....	44
FIGURE 6-2: MIPI RX IP BLOCK DIAGRAM.....	45
FIGURE 7-1: VTCM BLOCK DIAGRAM.....	67
FIGURE 7-2: TRANSMISSION OF FIRST CAPABILITY EXCHANGE BYTE USING DSI GENERIC SHORT WRITE PACKET .....	107
FIGURE 7-3: COMMUNICATION BETWEEN AP AND SSD2858 FOR NEGOTIATING SSD2858’S PROFILE ID. IN THIS EXAMPLE, SSD2858’S PROFILE ID IS 0x00 .....	108
FIGURE 7-4: DSI VIDEO MODE INTERFACE TIMING .....	109
FIGURE 7-5: DSI VIDEO MODE PACKET FOR LINE WIDTH OF 1920 PIXELS. THE FIRST BIT OF THE COMPRESSED BITSTREAM WILL BE THE FIRST BIT RECEIVED BY SSD2858 .....	109
FIGURE 7-6: PACKET ORDERING FOR DSI VIDEO MODE.....	110
FIGURE 7-7: DSI COMMAND MODE PACKET FOR LINE WIDTH OF 1920 PIXELS. DATA BYTE 0 = 0x2C FOR FIRST LINE OF THE FRAME. THE FIRST BIT OF THE COMPRESSED BITSTREAM WILL BE THE FIRST BIT RECEIVED BY SSD2858.....	111
FIGURE 7-8: TEAR ON = 1, TEAR MODE = 0 & TEAR SCANLINE = 0 .....	112
FIGURE 7-9: TEAR ON = 1, TEAR MODE = 1 & TEAR SCANLINE = 0 .....	113
FIGURE 7-10: TEAR ON = 1, TEAR MODE = 1 & TEAR SCANLINE = N .....	113
FIGURE 7-11: TEAR ON = 0, TEAR MODE = X, TEAR SCANLINE = X & TEAR POLARITY = 1 .....	113
FIGURE 7-12: TEAR ON = 0, TEAR MODE = X, TEAR SCANLINE = X & TEAR POLARITY = 0 .....	113
FIGURE 7-13: TEAR ON = 1, TEAR MODE = X, TEAR SCANLINE = X & TEAR POLARITY = 0 .....	114
FIGURE 7-14: TEAR ON = 1, TEAR MODE = X, TEAR SCANLINE = X & TEAR POLARITY = 1 .....	114
FIGURE 7-15: PAGE ADDRESS ORDER.....	115
FIGURE 7-16: COLUMN ADDRESS ORDER .....	115
FIGURE 7-17: PAGE COLUMN ORDER .....	115
FIGURE 7-18: ROTATE 90° .....	116
FIGURE 7-19: PARTIAL DISPLAY WITH ER >= SR.....	117
FIGURE 7-20: PARTIAL DISPLAY WITH SR > ER .....	117
FIGURE 7-21: VSCA FUNCTIONAL BLOCK DIAGRAM.....	119
FIGURE 7-22: HSCA FILTER ALIGNMENT - HALIGN .....	120
FIGURE 7-23: FIXED POINT INTERPOLATION .....	121
FIGURE 9-1: GPIO PORT MUXING DIAGRAM.....	137

# 1 Device Overview

## Introduction

This chapter presents an overview of the features of the SSD2858 architecture, component modules and subsystems. The pin table and the system memory map are described in the following chapters.

## Features

Features of the SSD2858 include:

- MIPI input – 4 lanes, each up to 1.5Gbps
- Half-WUXGA (0.5 x 1920 x 1200 pixels) frame buffer
- Dual MIPI output – 2 x DSI with 2 individual clock lanes, sharing 4 lanes, each up to 1.5Gbps.
- Support both video and command MIPI input and splitting into 1 or 2 MIPI DSI video output
- Support compressed MIPI input as well as compressed MIPI output, allowing reduced bandwidth requirement at both MIPIRX and MIPITX links of SSD2858. 2 types of compression are supported.
  - SSL segment-based (4 pixels per segment) data compression/decompression with zero software overhead
  - Qualcomm line-based compression and decompression
- Image enhancement (Contrast, sharpness, brightness, hue correction, sunlight readability enhancement)
- Support rotation up to 1280x800 resolution with SSL Compression
- Support rotation up to 960x600 resolution without image compression
- Bi-cubic image scaler supporting fractional scaling
- Support independent bi-directional data transfer (forward link in High Speed and Low Power mode and reverse link in Low Power mode) for each DSI
- Support Ultra low power mode in idle state for all DSI engines
- On-chip PLL with variable output frequency which will allow lower video refresh rate for oxide-TFT panel
- Support MIPI (Video+Command) mode
- All MIPI packets re-transmission is done automatically once initial setup is performed
- Reduce power consumption and decrease EMI by using low amplitude signal over differential pair for serial data.
- Built-in high efficiency charge pump to generate 3.3V for VDDRAM
- Power supply: (VCORE and AVDD\*) 1.2V +/-5%
- IO Power supply: (VDDIO and VCI\*) 1.8 +/-5%
- Support of MIPI standard DSI(v1.01.00), DCS(v1.02.00), D-PHY (v1.1)
- Operating Temperature : -40 to 125 deg C

## Overview

The SSD2858 is a MIPI in, MIPI out bridge chip with built-in half-WUXGA-RAM, high-quality fractional scaler, rotation engine, and data compression. It targets two main applications.

1. Low power system – The on-chip RAM allows self-refreshing of the panel, enabling the host application processor to go into ultra-low power mode.
2. Bridge host application processor (AP) and panel of different resolution – The fractional scaler allows any input resolution from the AP to be scaled to any resolution of the panel, up to WUXGA resolution.

Below shows the block diagram for SSD2858:

*Note: While the diagram below shows 2 sets of (horizontal and vertical scaler), there is only one set in SSD2858. This means that either down-scaling before going into the RAM or up-scaling after reading from the RAM can be supported, but not both at the same time.*




Figure 1-1: SSD2858 Block Diagram

## Description

The following sections briefly describe the modules inside the SSD2858.

## MIPI DSI RX (MIPIRX)

MIPI DSI RX is a MIPI compliant DSI receiver support up to 4 x 1.5Gbps lanes. It receives MIPI signals and converts them to parallel video and/or command interface to downstream modules. MIPIRX has the following features:

- High Speed transmission from 1 data lane to 4 data lanes
- Support up to 1.5Gbps per lane
- Support Video transfer in High Speed mode
- Support 16, 18 and 24 bit per pixel video transfer
- Support High Speed, Low Power and Ultra Low Power modes in forward link and Low Power mode in reverse link.
- Support of MIPI standard DSI(v1.0), DCS(v1.0), D-PHY (v1.0)

## Video Timing Control Module (VTCM)

VTCM is the complex module within SSD2858, responsible for receiving video and commands from MIPI DSI RX module, storing them into on-chip frame buffer, and generating video timing to downstream modules. It is also responsible for DCS command decoding, compression/decompression, rotation and scaling. VTCM has the following features:

- DCS command or video bypass together with data compression (SSL segment-based & Qualcomm line-based) to reduce the bandwidth requirement during data transmission.
- Support real-time update of Qualcomm capabilities exchange
- 90 degree anti-clockwise rotation mode together with horizontal and vertical flip to complete the 90, 180 & 270 degree rotation.
- Horizontal & vertical scaler to up & down scale the video data
- Built-in frame buffer to support video data self-refresh, so the refresh frequency from application processor can be reduced or stopped during static frames.
- Low power mode support via frame skipping
- Variable pixel clock generation to dynamically change video refresh rate for power saving
- Various tearing output mode to support real time anti-tearing data update.
- Idle frame detection and controllable black/white frame insert to avoid sticky frame when input data are static

## Video Compression Unit (VCU)

The Video compression unit allows compression of the video stream before going into MIPI DSI TX module for MIPI link transmission. This will reduce the MIPI link speed for lower power consumptions. It supports SSL-segment based compression

## MIPI DSI TX (MIPITX)

MIPITX is a dual DSI TX module, support up to 2 clock lanes, 8 data lanes each capable of up to 1.5Gbps.

## Clock Controller, Oscillator, and Phase Locked Loop (SCM)

The clock controller, oscillator, and PLL provide the various clocks required by the all the modules in the system. All these controls are encapsulated in SCM (System Control Module).

## Charge Pump

This built-in charge pump uses flying capacitor architecture and is responsible to generate 3.3V power from 1.8V power. The 3.3V power is required for internal frame buffer as well as efuse

## 2 System Map

### Introduction

This chapter provides information on the memory map of the SSD2858 for the various sub-modules. It also provides the various test modes of the chip.

All registers in SSD2858 are accessed via Generic Long Packets with 6 parameters, which will represent 16bit address and 32bit data, as shown below:

Parameter 0	REG_ADDR[15:8]
Parameter 1	REG_ADDR[7:0]
Parameter 2	REG_DATA[31:24]
Parameter 3	REG_DATA[23:16]
Parameter 4	REG_DATA[15:8]
Parameter 5	REG_DATA[7:0]

**Table 2-1: Register Access Generic Long Packet**

The generic long packets containing the above parameters are translated to AMBA APB interfaces internally as all modules' registers are accessed via APB interfaces.

Note: VTCM module, besides having registers accessed by APB interface, support registers defined by DCS commands, of which will be accessed by DCS command directly.

## Memory Map

The following table provides the memory map of the modules that can be accessed by external AP.

**Table 2-2: System Memory Map**

Start	End	Range	Function	Remarks
0x0000	0x0FFF	4KB	SCM	
0x1000	0x1FFF	4KB	MIPIRX	
0x2000	0x2FFF	4KB	VTCM	
0x3000	0x3FFF	4KB	Reserved	
0x4000	0x4FFF	4KB	VCU	
0x5000	0x5FFF	4KB	GPIO	
0x6000	0x6FFF	4KB	MIPITX	
0x7000	0x7FFF	4KB	Reserved	
0x8000	0xFFFF	4KB	Reserved	

### Command Retransmission (Special Generic Packet with Parameter 0 = 0xFF)

There are cases where MIPI Generic or DCS commands received from MIPIRX need to be retransmitted out of SSD2858 via MIPITX. These commands are not meant for SSD2858 internal usage. SSD2858 supports this use case by defining a packet to allow AP (Application Processor) to indicate whether the subsequent streams of command packets are meant for SSD2858 internal or for retransmission via MIPITX.

The special packet is a Generic Short or Long Packet (DATAID=0x23), with the following parameters

Parameter 0	0xFF
Parameter 1	0x0: means subsequent command packets are meant for SSD2858 internal registers 0x1: means subsequent commands are meant for retransmission via MIPITX 0xFF: means this particular command will be reconstructed as a generic (long/short) packet for retransmission via MIPITX with parameter0=0xFF
Parameter 2 and beyond	If Parameter 0 and Parameter 1 are both 0xFF, then parameter N will become the (N-1)th parameter of the packets reconstructed for retransmission via MIPITX.  E.g. If incoming generic packet has the following parameters (in ascending order): 0xFF, 0xFF, 0xA1, 0xA2, then the outgoing generic packet at MIPITX would be 0xFF, 0xA1, 0xA2 <i>*SSD2858 will not support outgoing generic packet at MIPITX has more than 3 parametes in this case</i>

### 3 Package and Pin Description

#### Introduction

This chapter provides the pin information. It also provides information on the pin multiplexing arrangement between the various functions.

#### Pin Function

The following table shows the pin functions:

**Table 3-1: Pin Description**

Name	Description
<b>Modes and Clock/Reset Signals</b>	
TEST [1:0]	Test Mode Configuration For normal operation, TEST[1:0]=2'b01
XTAL_IN	20 ~ 30MHz crystal clock Input
XTAL_OUT	20 ~ 30MHz crystal feedback clock
RESET	External Reset Input (Active low)
PMU_BYPASS	Disable PMU circuitry for power-down (deep-sleep) mode
<b>MIPIRX Signals</b>	
MRX_CP	MIPI RX Clock lane Terminal +
MRX_CN	MIPI RX Clock lane Terminal -
MRX_DP0	MIPI RX Data lane 0 Terminal +
MRX_DN0	MIPI RX Data lane 0 Terminal -
MRX_DP1	MIPI RX Data lane 1 Terminal +
MRX_DN1	MIPI RX Data lane 1 Terminal -
MRX_DP2	MIPI RX Data lane 2 Terminal +
MRX_DN2	MIPI RX Data lane 2 Terminal -
MRX_DP3	MIPI RX Data lane 3 Terminal +
MRX_DN3	MIPI RX Data lane 3 Terminal -
<b>MIPI TX Signals</b>	
MTX_CP0	MIPI TX DSI0 Clock lane Terminal +
MTX_CN0	MIPI TX DSI0 Clock lane Terminal -
MTX_DP0	MIPI TX DSI0 Data lane 0 Terminal +
MTX0_DN0	MIPI TX DSI0 Data lane 0 Terminal -

MTX0_DP1	MIPI TX DSI0 Data lane 1 Terminal +
MTX0_DN1	MIPI TX DSI0 Data lane 1 Terminal -
MTX0_DP2	MIPI TX DSI0 Data lane 2 Terminal +
MTX0_DN2	MIPI TX DSI0 Data lane 2 Terminal -
MTX0_DP3	MIPI TX DSI0 Data lane 3 Terminal +
MTX0_DN3	MIPI TX DSI0 Data lane 3 Terminal -
MTX1_CP1	MIPI TX DSI1 Clock lane Terminal +
MTX1_CN1	MIPI TX DSI1 Clock lane Terminal -
MTX1_DP4	MIPI TX DSI1 Data lane 0 Terminal +
MTX1_DN4	MIPI TX DSI1 Data lane 0 Terminal -
MTX1_DP5	MIPI TX DSI1 Data lane 1 Terminal +
MTX1_DN5	MIPI TX DSI1 Data lane 1 Terminal -
MTX1_DP6	MIPI TX DSI1 Data lane 2 Terminal +
MTX1_DN6	MIPI TX DSI1 Data lane 2 Terminal -
MTX1_DP7	MIPI TX DSI1 Data lane 3 Terminal +
MTX1_DN7	MIPI TX DSI1 Data lane 3 Terminal -
<b>Display Related Signals</b>	
TE	Tearing Signal Output
<b>Charge Pump Signals</b>	
C11P	Flying Capacitor 1 Terminal + (1uF)
C11N	Flying Capacitor 1 Terminal -
C12P	Flying Capacitor 2 Terminal + (1uF)
C12N	Flying Capacitor 2 Terminal -
CPOUT	3.3V Charge Pump output. To be connected to VDD_URAM_IO. Storage cap of 4.7uF to be connected to this pin.
<b>Test Signals</b>	
BG_OUT	Internal Bandgap output
<b>Power Pins</b>	
VDDRAM	3.3V URAM power (Also the power for Efuse) – connect to CPOUT pin
VDDIO	1.8V IO power
VCORE	1.2V Core power
AVDD_RX	1.2V MIPI RX Analog Power

AVDD_TX	1.2V MIPI TX Analog Power
AVDD_PLL	1.2V PLL Analog Power
VCL_BG	1.8V Bandgap Analog Power
VCL_CP	1.8V Charge Pump Analog Power
VSS	Ground
AVSS_RX	MIPIRX analog ground
AVSS_TX	MIPITX analog ground
AVSS_PLL	PLL analog ground
VSS_BG	Bandgap analog ground
VSS_CP	Chargepump analog ground

## SSD2858QL9 Pin Assignment




Figure 3-1: SSD2858QL9 Pinout Diagram – 128 LQFP

## Pin Assignment Table

Pin #	QFP Pin name						
1	XTAL_OUT	33	RESET	65	C12N	97	AVSS
2	VDDIO	34	TEST1	66	VSS_CP	98	MTX_DP0
3	CLKOUT	35	TEST0	67	VDDRAM	99	MTX_DN0
4	VCORE	36	VSS	68	C12N	100	AVDD_TX
5	VSS	37	VCORE	69	VSS	101	MTX_DN1
6	VDDRAM	38	AVSS	70	VCORE	102	MTX_DP1
7	NC	39	MRX_DP3	71	NC	103	AVSS
8	NC	40	MRX_DN3	72	NC	104	MTX_CN0
9	NC	41	AVSS	73	NC	105	MTX_CP0
10	NC	42	AVDD_RX	74	NC	106	MTX_DN2
11	NC	43	MRX_DP2	75	NC	107	MTX_DP2
12	NC	44	MRX_DN2	76	NC	108	AVDD_TX
13	NC	45	MRX_CP	77	NC	109	AVSS
14	NC	46	MRX_CN	78	NC	110	MTX_DN3
15	NC	47	AVSS	79	NC	111	MTX_DP3
16	NC	48	MRX_DP1	80	NC	112	MTX_DN4
17	NC	49	MRX_DN1	81	NC	113	MTX_DP4
18	NC	50	AVDD_RX	82	NC	114	AVDD_TX
19	NC	51	MRX_DP0	83	NC	115	MTX_DN5
20	NC	52	MRX_DN0	84	NC	116	MTX_DP5
21	NC	53	AVDD_RX	85	NC	117	MTX_CN1
22	NC	54	VCORE	86	NC	118	MTX_CP1
23	NC	55	VCIBG	87	NC	119	AVSS
24	NC	56	BGOUT	88	NC	120	MTX_DN6
25	NC	57	VSS_BG	89	NC	121	MTX_DP6
26	NC	58	VSS_CP	90	NC	122	AVDD_TX
27	VDDRAM	59	C11N	91	VCORE	123	MTX_DP7
28	VSS	60	VCI_CP	92	AVSS	124	MTX_DN7
29	NC	61	C11P	93	AVSS	125	AVSS_PLL
30	TE	62	CPOUT	94	VSS	126	AVDD_PLL
31	VSSIO	63	C12P	95	VDDRAM	127	VCORE
32	VDDIO	64	VCI_CP	96	IBIAS_TX	128	XTAL_IN

Table 3-2: Pin assignment

## Pin Selection

Pin selection is controlled via the GPIO module registers. A brief description is provided here and more details are available in the GPIO chapter. Pin selection is controlled in 2 levels. The first level selection allows functions to be selected between primary and alternate functions. At this level, the modules have direct control of the direction of signals. At the second level of selection, signal directions are fixed and are not under the control of the module.

### Primary/Alternate pin selection

The primary signals are selected by default at power-up and the functions are active at the IO of SSD2858. Primary and alternate functions are selected via the GPIO Function Register. The direction of the signals is directly controlled by the module function that is enabled through the selection.


### Ain/Bin/Cin/Aout/Bout

These groups of signals are selected through the second level of selection and controlled via the set of GPIO registers that control a set of IOMUXes at the pads. A signal in this group is enabled through the GPIO Mode Register. When a pin is configured as GPIO, the primary and alternate signals are blocked (not effective). This GPIO selection is performed through the GPIO Mode Register.

Once a pin has been configured as GPIO, then additional input and output configuration registers are used to select between Aout/Bout (external inputs with reference to SSD2858) and Ain, Bin, Cin (external outputs with reference to SSD2858). This selection is controlled via GPIO Input Source Select and GPIO Output Source Select Registers.

# Dimension for SSD2858

Figure 3-2- Package Information



	SYMBOL	MIN	NOM	MAX
TOTAL THICKNESS	A	---	---	1.6
STAND OFF	A1	0.05	---	0.15
MOLD THICKNESS	A2	1.35	1.4	1.45
LEAD WIDTH(PLATING)	b	0.13	0.16	0.23
LEAD WIDTH	b1	0.13	---	0.19
L/F THICKNESS(PLATING)	c	0.09	---	0.2
L/F THICKNESS	c1	0.09	---	0.16
	X	D	16 BSC	
	Y	E	16 BSC	
BODY SIZE	X	D1	14 BSC	
	Y	E1	14 BSC	
LEAD PITCH	e	0.4 BSC		
FOOTPRINT	L	0.45	0.6	0.75
	L1	1 REF		
	$\theta$	0°	3.5°	7°
	$\theta 1$	0°	---	---
	$\theta 2$	11°	12°	13°
	$\theta 3$	11°	12°	13°
	R1	0.08	---	---
	R2	0.08	---	0.2
	S	0.2	---	---
PACKAGE EDGE TOLERANCE	ooo	0.2		
LEAD EDGE TOLERANCE	bbb	0.2		
COPLANARITY	ccc	0.08		
LEAD OFFSET	ddd	0.07		
MOLD FLATNESS	eee	0.05		

NOTES

- DATUM T, U, AND Z TO BE DETERMINED AT DATUM PLANE H.
- DIMENSIONS D AND E TO BE DETERMINED AT SEATING PLANE DATUM Y.
- DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 PER SIDE. DIMENSIONS D1 AND E1 DO INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE DATUM H.
- DIMENSION b DOES NOT INCLUDE DAM BAR PROTRUSION. ALLOWABLE DAM BAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE MAXIMUM b DIMENSION BY MORE THAN 0.08 mm. DAM BAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD IS 0.07 mm.

$\Delta$  EXACT SHAPE OF EACH CORNER IS OPTIONAL.

TITLE:		PROJ.	DWG. NO.	REV.
PACKAGE OUTLINE				A
12BLD LQFP				
14 X 14 X 1.4 PKG. 0.4 PITCH				
2mm FOOTPRINT				
			SHEET	SIZE
			1 OF 1	A4
UNIT	DIMENSION AND TOLERANCES	REFERENCE DOCUMENT		
MM	ASME Y14.5M	---		

## Marking for SSD2858

Figure 3-3- Marking Information



## 4 Power Management

### Introduction


There are altogether 3 power modes for SSD2858.

1. Active Mode: Entered upon DCS sleep out command is received
2. Sleep Mode: Entered when DCS sleep in command is received
3. Power Down Mode: Entered by setting power cut bit in MIPIRX's 'Power Cut Register, and can only exit by resetting SSD2858


The subsequent section of this chapter will describe the power up/down sequences as well as the reset sequence

## Power up Sequence


Note: After DCS Display On command is sent to SSD2858, then the TE signaling will start. If the application processor (AP) requires TE signal to write data into RAM, and in order not to have the first few frames displaying uninitialized memory content, VTCM module provides a programmable configuration (called 'Mask Frame Count') to allow the video timing to be generated only after Nth number of frames after Display On, where N=0-15.



## Reset Sequence



## Power down Sequence



## 5 System Control Module (SCM)

### Features

This module controls the clocks and reset of SSD2858, and other miscellaneous chip functions.

The main clock diagram for the system is as shown below.




Figure 5-1 SSD2858 Clock Diagram

## Programming Model

All reserved bits return zero on read and shall always be written with zero. Writing any other value to a reserved bit will result in indeterminate behavior.

**Table 5–1: SCM Register Summary**

Offset	Name	Mnemonic	Reset Value
0x0004	SCM Control Register	SCM_CTL	0x00000000
0x0008	SCM PLL Register	SCM_PLL	0x01F40132
0x000C	SCM Clock Control Register	SCM_CC	0x00000003
0x0010	SCM Miscellaneous Control 1 Register	SCM_MISC1	0xFFFFFFFF
0x0014	SCM Miscellaneous Control 2 Register	SCM_MISC2	0x0C77800F
0x001C	SCM MIPIRX PHY Control Register	SCM_MRXPHY	0x00001401
0x0020	SCM Analog Control 1 Register	SCM_ANACTL1	0x1592567D
0x0024	SCM Analog Control 2 Register	SCM_ANACTL2	0x00003300
0x0028	SCM Scratch Register	SCM_SCRATCH	0x00000000
0x002C	SCM Gap1 Register	SCM_GAP1	0x00000000
0x0030	SCM Gap2 Register	SCM_GAP2	0x00000000

## 1.1 Register Description

### SCM Control Register

SCM_CTRL	SCM Control Register								Offset Address
									0x0004
BIT	31	30	29	28	27	26	25	24	
NAME									
TYPE									
RESET									
BIT	23	22	21	20	19	18	17	16	
NAME									
TYPE									
RESET									
BIT	15	14	13	12	11	10	9	8	
NAME									
TYPE									
RESET									
BIT	7	6	5	4	3	2	1	0	
NAME			<b>PB</b>						<b>SWRST</b>
TYPE			RO						RWAC
RESET									0

**Table 5-2: SCM Control Description**

Name	Description	Setting
<b>Reserved</b> Bit 31-6	<b>Reserved</b>	
<b>PB</b> Bit 5	<b>PMU Bypass</b> – Indicates the pin status of PMU_BYPASS	0: No PMU Bypass 1: PMU Bypass
<b>TM</b> Bit 4-1	<b>Test Mode</b> – Indicates the TM pin status	
<b>SWRST</b> Bit 0	<b>SWRST</b> – This bit all blocks except for MIPIRX block. This bit is self-clear. After this bit is set, user needs to wait for at least 1us before accessing any other registers in the entire device	0: No reset 1: All blocks are resetted except for MIPIRX

## SCM PLL Register

Offset Address

SCM\_PLL

SCM PLL Register

0x0008

BIT	31	30	29	28	27	26	25	24
NAME	<b>LOCKCNT[15:8]</b>							
TYPE	RW							
RESET	0	0	0	0	0	0	0	1
BIT	23	22	21	20	19	18	17	16
NAME	<b>LOCKCNT[7:0]</b>							
TYPE	RW							
RESET	1	1	1	1	0	1	0	0
BIT	15	14	13	12	11	10	9	8
NAME	<b>OFF</b>	<b>MRX</b>				<b>POSTDIV</b>		
TYPE	RW	RW				RW		
RESET	0	0			0	0	0	1
BIT	7	6	5	4	3	2	1	0
NAME						<b>MULT</b>		
TYPE						RW		
RESET		0	1	1	0	0	1	0

**Table 5-3: SCM PLL Register Description**

Name	Description	Setting
<b>LOCKCNT</b> Bit 31-16	<b>PLL Lock count</b> – This controls the time required for the PLL2 to be considered ‘lock’. It is counted based on input crystal clock divided-by 2 (10MHz for a 20MHz clock) – at least 30us is required	Number of 10MHz clock
<b>OFF</b> Bit 15	<b>PLL OFF</b> - This control the on/off of PLL	1=off 0=on (Default)
<b>MRX</b> Bit 14	<b>MIPIRX DDR Clock</b> – This using MIPIRX DDR clock to replace PLL clock output	0: PLL clock is used 1: MIPIRX DDR clock is used as ‘PLL clock’
<b>Reserved</b> Bit 13-12	<b>Reserved</b>	
<b>POSTDIV</b> Bit 11-8	<b>Output Divide Ratio</b> – This divider control the divide ratio of the output clock from PLL (or MIPIRX DDR clock when MRX bit is set)	0 = Divide by 1 1 = Divide by 2 (Default) 2 = Divide by 3 3 = Divide by 4 ... 15 = Divide by 16
<b>Reserved</b> Bit 7-6	<b>Reserved</b>	
<b>MULT</b> Bit 6-0	<b>PLL Multiplier Ratio</b> – This controls the multiplier setting of the PLL PLL output frequency (before post-divider) = Input frequency x MULT	0=Reserved 1=multiply by 1 2=multiply by 2 ...

<b>Name</b>	<b>Description</b>	<b>Setting</b>
	Input frequency = crystal input (20MHz)	Not all setting is allowed. The output frequency range of PLL is from 1GHz to 1.5GHz.

## SCM Clock Control Register

SCM_CC		SCM Clock Control Register								Offset Address
										0x000C
BIT	31	30	29	28	27	26	25	24		
NAME										
TYPE										
RESET										
BIT	23	22	21	20	19	18	17	16		
NAME										
TYPE										
RESET										
BIT	15	14	13	12	11	10	9	8		
NAME										
TYPE										
RESET										
BIT	7	6	5	4	3	2	1	0		
NAME	MTXDIV				SYSDIV					
TYPE	0	0	0	0	0	0	1	1		
RESET										

**Table 5-4: SCM Clock Control Register Description**

Name	Description	Setting
<b>Reserved</b> Bit 31-8	<b>Reserved</b>	
<b>MTXDIV</b> Bit 7-4	<b>MIPITX Bit Clock Divider</b> – This controls the divide ratio from PLL output clock (after post-divider), to generate the MIPITX bit clock. See clock diagram at the beginning of this chapter. <u>Only even division is allowed</u>	0 = Divide by 1 (Default) 1 = Divide by 2 3 = Divide by 4 ... 15 = Divide by 16
<b>SYSDIV</b> Bit 3-0	<b>System Clock Divider</b> – This controls the divide ratio from PLL output clock (after post-divider and a further divide-by-2), to generate the system clock. See clock diagram at the beginning of this chapter	0 = Divide by 1 1 = Divide by 2 2 = Divide by 3 (Default) 3 = Divide by 4 ... 15 = Divide by 16

## SCM Miscellaneous Control 1 Register

Offset Address

SCM\_MISC1

SCM Miscellaneous Control 1 Register

0x0010

BIT	31	30	29	28	27	26	25	24
NAME	DS_PA15		DS_PA14		DS_PA13		DS_PA12	
TYPE	RW		RW		RW		RW	
RESET	1	1	1	1	1	1	1	1
BIT	23	22	21	20	19	18	17	16
NAME	DS_PA11		DS_PA10		DS_PA9		DS_PA8	
TYPE	RW		RW		RW		RW	
RESET	1	1	1	1	1	1	1	1
BIT	15	14	13	12	11	10	9	8
NAME	DS_PA7		DS_PA6		DS_PA5		DS_PA4	
TYPE	RW		RW		RW		RW	
RESET	1	1	1	1	1	1	1	1
BIT	7	6	5	4	3	2	1	0
NAME	DS_PA3		DS_PA2		DS_PA1		DS_PA0	
TYPE	RW		RW		RW		RW	
RESET	1	1	1	1	1	1	1	1

Table 5-5: SCM Miscellaneous Control 1 Register Description

Name	Description	Setting
DS_PA15-0 Bit 31-0	Drive Strength Control for GPIO Port A, index 15, to 0	

## SCM Miscellaneous Control 2 Register

Offset Address

SCM\_MISC2

SCM Miscellaneous Control Register

0x0014

BIT	31	30	29	28	27	26	25	24
NAME			<b>GPIOCKE</b>	<b>MTX3DSI</b>	<b>MTXVPF</b>		<b>MTXVVC</b>	
TYPE			RW	RW	RW		RW	
RESET			0	0	1	1	0	0
BIT	23	22	21	20	19	18	17	16
NAME	<b>MTXSLP</b>	<b>MRXEN</b>	<b>MRXLS</b>		<b>MRXVB</b>	<b>MRXECC</b>	<b>MRXCRC</b>	<b>MRXEOT</b>
TYPE	RW	RW	RW		RW	RW	RW	RW
RESET	0	1	1	1	0	1	1	1
BIT	15	14	13	12	11	10	9	8
NAME	<b>MRXEE</b>	<b>MRXCE</b>						
TYPE	RW	RW						
RESET	1	0						
BIT	7	6	5	4	3	2	1	0
NAME	<b>CLKOUT_SEL</b>				<b>DS_PA17</b>		<b>DS_PA16</b>	
TYPE	RW				RW		RW	
RESET	0	0	0	0	1	1	1	1

Table 5-6: SCM Miscellaneous Control 2 Description

Name	Description	Setting
<b>Reserved</b> Bit 31-28	<b>Reserved</b>	
<b>Reserved</b> Bit 30	<b>Reserved</b>	
<b>GPIOCKE</b> Bit 30	<b>GPIO Clock Enable</b> – Enable GPIO clock for interrupt mode enable	0=Disable 1=Enable
<b>MTX3DSI</b> Bit 28	<b>MIPITX 3 DSI Mode Enable</b> – Enable 3 DSI mode for MIPITX (2 lanes each only)	0=Disable 1=Enable
<b>MTXVPF</b> Bit 27-26	<b>MIPITX Video Pixel Format</b> – Pixel format of video output from MIPITX	0 = Reserved 1 = 16bpp 2 = 18bpp 3 = 24bpp
<b>MTXVVC</b> Bit 25-24	<b>MIPITX Video Virtual Channel (VC)</b> – Determines to VC field of the video packet to be sent out from MIPITX	VC field
<b>MTXSLP</b> Bit 23	<b>MIPITX Sleep</b> – When set, MIPITX will send out ULPM sequence and goes to sleep	0 = MIPITX exits from sleep 1 = MIPITX send out ULPM and enter sleep state
<b>MRXEN</b> Bit 22	<b>MIPIRX Mode Enable</b> – It will enable the MIPIRX	0 = MIPIRX Enable 1 = Reserved
<b>MRXLS</b> Bit 21-20	<b>MIPIRX Lane Select</b> – Selects number of lane to be used for MIPIRX	0 = 1 lane 1 = 2 lanes 2 = 3 lanes 3 = 4 lanes (default)

<b>Name</b>	<b>Description</b>	<b>Setting</b>
<b>MRXVB</b> Bit 19	<b>MIPIRX Video Bypass</b> – Indicates whether video packets into MIPIRX is bypassing the RAM and goes directly towards MIPITX	0 = No bypass (video packets goes into RAM) 1 = Bypass (video packets bypass RAM)
<b>MRXECC</b> Bit 18	<b>MIPIRX ECC Enable</b> – Indicates whether ECC check is enabled in MIPIRX	0 = ECC Disabled 1 = ECC Enabled
<b>MRXCRC</b> Bit 17	<b>MIPIRX CRC Enable</b> – Indicates whether CRC check is enabled in MIPIRX	0 = CRC Disabled 1 = CRC Enabled
<b>MRXEOT</b> Bit 16	<b>MIPIRX EOT Enable</b> – Indicates whether EOT check is enabled in MIPIRX	0 = Disabled 1 = Enabled
<b>MRXEE</b> Bit 15	<b>MIPIRX Error Enable</b> – Indicates whether error check is enabled in MIPIRX	0 = Disabled 1 = Enabled
<b>MRXCE</b> Bit 14	<b>MIPIRX Clear Error</b> – Write 1, follows by a zero to clear the error in MIPIRX	0 = No action 1 = Clear MIPIRX Error (need to write 0 after writing 1)
<b>Reserved</b> Bit 13-12	<b>Reserved</b>	
<b>Reserved</b> Bit 11-10	<b>Reserved</b>	
<b>Reserved</b> Bit 9-8	<b>Reserved</b>	
<b>CLKOUT_SE</b> <b>L</b> Bit 7-4	<b>Clock Out Select</b> – Select which internal clocks is routed out to clkout_pin for debugging purpose	
<b>DS_PA17-16</b> Bit 3-0	<b>Drive Strength Control for GPIO Port A, index 17 to 16</b>	

## SCM MIPIRX PHY Control Register

Offset Address

SCM\_MRXPHY                      SCM MIPIRX PHY Control Register                      0x001C

BIT	31	30	29	28	27	26	25	24
NAME								
TYPE								
RESET								
BIT	23	22	21	20	19	18	17	16
NAME				<b>ATCI</b>		<b>ATCV</b>		
TYPE				RW	RW	RW	RW	RW
RESET				0	0	0	0	0
BIT	15	14	13	12	11	10	9	8
NAME	<b>TMEB</b>	<b>GFE</b>	<b>STE</b>	<b>HSRXTI</b>				
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	0	0	0	1	0	1	0	0
BIT	7	6	5	4	3	2	1	0
NAME	<b>THFT</b>		<b>TLFT</b>		<b>LPTXDS</b>		<b>HSRXRS</b>	
TYPE	RW		RW		RW	RW	RW	RW
RESET	0	0	0	0	0	0	0	1

**Table 5-7: SCM MIPIRX PHY Control Register Description**

Name	Description	Setting
<b>ATCI</b> Bit 20-19	<b>ATCI</b> - This selects bias current output to test pad	
<b>ATCV</b> Bit 18-16	<b>ATCV</b> - This selects voltage reference output to test pad	
<b>TMEB</b> Bit 15	<b>Termination Enable</b> - This enables the termination in MIPIRX PHY	1 = Disable 0 = Enable (Active low)
<b>GFE</b> Bit 14	<b>Glitch Filter Enable</b> - This enables the glitch filter in MIPIRX PHY	0 = Disable 1 = Enable
<b>STE</b> Bit 13	<b>Schmitt Trigger Enable</b> - This enables Schmitt trigger at the input in MIPIRX PHY	0 = Disable 1 = Enable
<b>HSRXTI</b> Bit 12-8	<b>HS Receiver Termination Impedance</b> – Selects the termination impedance for HS receiver	
<b>THFT</b> Bit 7-6	<b>LPRX Input High Threshold Tuning</b> – Selects the high threshold of LPRX input	
<b>TLFT</b> Bit 5-4	<b>LPRX Input Low Threshold Tuning</b> – Selects the low threshold of LPRX input	
<b>LPTXDS</b> Bit 3-2	<b>LPTX Drive Strength Select</b> - This selects the drive strength of LPTX	
<b>HSRXRS</b> Bit 1-0	<b>HS RX Drive Strength Select</b> - This selects the drive strength of HS RX	

## SCM Analog Control 1 Register

Offset Address

SCM\_ANACTRL1

SCM Analog Control 1 Register

0x0020

BIT	31	30	29	28	27	26	25	24
NAME	TE2	TE1	BGIEXT	BGEN	BGHZ	TC		BUFE
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	0	0	0	1	0	1	0	1
BIT	23	22	21	20	19	18	17	16
NAME	VREFTRIM					VREFHZ	CREFEN	CREFIXT
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	1	0	0	1	0	0	1	0
BIT	15	14	13	12	11	10	9	8
NAME	ITUNETX		ITUNERX		ITUNECP		CPEN	CPUNR
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	0	1	0	1	0	1	1	0
BIT	7	6	5	4	3	2	1	0
NAME	CREFTRIM				CPREG			CPDP
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	0	1	1	1	1	1	0	1

Table 5-8: SCM Analog Control 1 Register Description

Name	Description	Setting
<b>TSEL2</b> Bit 37-35	<b>TEST Internal Signal Select</b> – This selects the internal signal to analog_test2_pad for debugging in test mode.	000 CPSOFTSTART_T2 001 ENABLE_T2 010 CLK1_VCI_T2 011 VIN_T2 100 IREF_TEST 101 IBIAS_EXT 110 VBE 111 VBER
<b>TSEL1</b> Bit 34-32	<b>TEST Internal Signal Select</b> – This selects the internal signal to analog_test1_pad for debugging in test mode.	000 VINP_BG 001 VINN_BG 010 VREF 011 VREF_CREF 100 CREF_EXT 101 VTAP_T1 110 CMPOUT_T1 111 SSCLK1_VCI_T1
<b>TE2</b> Bit 31	<b>Test Enable 2</b> - This enables the test output at analog_test2_pad	0 = Disable 1 = Enable
<b>TE1</b> Bit 30	<b>Test Enable 1</b> - This enables the test output at analog_test1_pad	0 = Disable 1 = Enable
<b>BGIEXT</b> Bit 29	<b>Bandgap External Input Enable</b> - Enable the use of external reference current	0 = Disable 1 = Enable
<b>BGEN</b> Bit 28	<b>Bandgap Enable</b> - This enables internal bandgap for current reference generation circuit and Chargepump	0 = Disable 1 = Enable

Name	Description	Setting
<b>BGHZ</b> Bit 27	<b>Bandgap Output Hi-Z Enable</b> - This enables high-impedance of bandgap output. External bandgap reference can be fed in	0 = Disable 1 = Enable
<b>TC</b> Bit 26-25	<b>Temperature Coefficient</b> - This selects the temperature coefficient of BGOUT	0 = TC=-0.1%; 1 = TC=-0.05%; 2 = TC=0; 3 = TC=+0.05%
<b>BUFE</b> Bit 24	<b>Bandgap Buffer Enable</b> - This enables the bandgap buffer	0 = Disable 1 = Enable
<b>VREFTRIM</b> Bit 23-19	<b>VREF Trim Select</b> – This trims the reference voltage	0x00 = 1.2246 0x01 = 1.2330 0x02 = 1.2415 0x03 = 1.2502 0x04 = 1.2590 0x05 = 1.2679 0x06 = 1.2770 0x07 = 1.2862 0x08 = 1.2955 0x09 = 1.3049 0x0A = 1.3145 0x0B = 1.3242 0x0C = 1.3341 0x0D = 1.3441 0x0E = 1.3543 0x0F = 1.3646 0x10 = 1.3751 0x11 = 1.3858 0x12 = 1.4002 0x13 = 1.4076 0x14 = 1.4187 0x15 = 1.4301 0x16 = 1.4416 0x17 = 1.4533 0x18 = 1.4652 0x19 = 1.4773 0x1A = 1.4896 0x1B = 1.5021 0x1C = 1.5148 0x1D = 1.5278 0x1E = 1.5409 0x1F = 1.5543
<b>VREFHZ</b> Bit 18	<b>VREF Output Hi-Z Enable</b> - This enables high-impedance of VREF output.	0 = Disable 1 = Enable
<b>CREFEN</b> Bit 17	<b>Current Reference Enable</b> - This enables the current reference generation for MIPIRX, MIPITX and Chargepump	0 = Disable 1 = Enable
<b>CREFIXT</b> Bit 16	<b>Current Reference Output Hi-Z Enable</b> - This enables high-impedance of current reference output to MIPIRX, MIPITX and Chargepump. External current reference can be fed in via analog_test_pad in testmode	0 = Disable 1 = Enable
<b>ITUNETX</b> Bit 15-14	<b>Current Output Reference Tuning for MIPITX</b> - This tunes the output reference current for MIPITX	0 = 2.5uA 1 = 5uA 2 = 7.5uA 3 = 10uA
<b>ITUNERX</b>	<b>Current Output Reference Tuning for MIPIRX</b>	0 = 2.5uA

Name	Description	Setting
Bit 13-12	- This tunes the output reference current for MIPIRX	1 = 5uA 2 = 7.5uA 3 = 10uA
<b>ITUNECP</b> Bit 11-10	<b>Current Output Reference Tuning for Chargepump</b> - This tunes the output reference current for MIPIRX	0 = 0.5uA 1 = 1uA 2 = 1.5uA 3 = 2uA
<b>CPEN</b> Bit 9	<b>Charge Pump Enable</b>	0 = Disable 1 = Enable
<b>CPUNR</b> Bit 8	<b>Charge Pump Unregulated Mode</b> - This enables the unregulated mode of charge pump	0 = Disable 1 = Enable
<b>CREFTRIM</b> Bit 7-4	<b>VREF Trim Select</b> – This trims the reference current	0x0 = 4.13mA 0x1 = 4.25mA 0x2 = 4.38mA 0x3 = 4.50mA 0x4 = 4.63mA 0x5 = 4.75mA 0x6 = 4.87mA 0x7 = 5.00mA 0x8 = 5.12mA 0x9 = 5.25mA 0xA = 5.37mA 0xB = 5.49mA 0xC = 5.62mA 0xD = 5.74mA 0xE = 5.87mA 0xF = 5.99mA
<b>CPREG</b> Bit 3-1	<b>CP Regulated Mode Setting</b> - This set the CP output voltage in regulated mode	0 = 2.94V 1 = 3.00V 2 = 3.06V 3 = 3.12V 4 = 3.18V 5 = 3.24V 6 = 3.30V (POR) 7 = 3.36V
<b>CPDP</b> Bit 0	<b>CP Dual Phase Mode Enable</b> – When enabled, C11P, C11N & C12P, C12N flying caps pads are required	0 = Disable 1 = Enable

## SCM Analog Control 2 Register

Offset Address

SCM\_ANACTRL2

SCM Analog Control 2 Register

0x0024

BIT	31	30	29	28	27	26	25	24
NAME								
TYPE								
RESET								
BIT	23	22	21	20	19	18	17	16
NAME								
TYPE								
RESET								
BIT	15	14	13	12	11	10	9	8
NAME			<b>CPSS</b>	<b>CPSAM</b>		<b>CPPER</b>		
TYPE			RW	RW		RW		
RESET			1	1	0	0	1	1
BIT	7	6	5	4	3	2	1	0
NAME	<b>CPNOV</b>		<b>TSEL1</b>			<b>TSEL2</b>		
TYPE	RW		RW			RW		
RESET	0	0	0	0	0	0	0	0

**Table 5-9: SCM Analog Control 1 Register Description**

Name	Description	Setting
<b>Reserved</b> Bit 31-14	<b>Reserved</b>	
<b>CPSS</b> Bit 13	<b>Charge Pump Softstart enable</b> - This enables the charge pump softstart.	0 = Disable 1 = Enable
<b>CPSAM</b> Bit 12-11	<b>Charge Pump Sampling Frequency</b> - This selects the charge pump sampling frequency	0 = 1xCPCLK 1 = 2xCPCLK 2 = 4xCPCLK 3 = 8xCPCLK
<b>CPPER</b> Bit 10-8	<b>Charge Pump Clock Frequency</b> – Sets the clock frequency of CPCLK.	0 = 24 OSC clk period 1 = 32 OSC clk period 2 = 64 OSC clk period 3 = 96 OSC clk period 4 = 128 OSC clk period 5 = 160 OSC clk period 6 = 240 OSC clk period 7 = 320 OSC clk period
<b>CPNOV</b> Bit 7-6	<b>Charge Pump Clock Non-overlapping interval</b> – This selects the non-overlapping interval of the CPCLK	0 = 1 OSC clk period 1 = 2 OSC clk period 2 = 3 OSC clk period 3 = 4 OSC clk period
<b>TSEL1</b> Bit 5-3	<b>Test Select for analog_test1_pad</b>	
<b>TSEL2</b> Bit 2-0	<b>Test Select for analog_test1_pad</b>	

## SCM Scratch Register

SCM_SCRATCH		SCM Scratch Register							Offset Address
									0x0028
BIT	31	30	29	28	27	26	25	24	
NAME	SCRATCH0[31:24]								
TYPE	RW								
RESET	0	0	0	0	0	0	0	0	
BIT	23	22	21	20	19	18	17	16	
NAME	SCRATCH0[23:16]								
TYPE	RW								
RESET	0	0	0	0	0	0	0	0	
BIT	15	14	13	12	11	10	9	8	
NAME	SCRATCH0[15:8]								
TYPE	RW								
RESET	0	0	0	0	0	0	0	0	
BIT	7	6	5	4	3	2	1	0	
NAME	SCRATCH0[7:0]								
TYPE	RW								
RESET	0	0	0	0	0	0	0	0	

**Table 5-10: SCM Scratch 0 Register Description**

Name	Description	Setting
SCRATCH Bit 31-0	Scratch 0 Register – User can use this register to store any value	NA

## SCM GAP1 Register

Offset Address

SCM\_GAP1

SCM GAP1 Register

0x002C

BIT	31	30	29	28	27	26	25	24
NAME								
TYPE								
RESET								
BIT	23	22	21	20	19	18	17	16
NAME						<b>START1[11:8]</b>		
TYPE						RW		
RESET					0	0	0	0
BIT	15	14	13	12	11	10	9	8
NAME						<b>START1[7:0]</b>		
TYPE						RW		
RESET	0	0	0	0	0	0	0	0
BIT	7	6	5	4	3	2	1	0
NAME						<b>WIDTH1</b>		
TYPE						RW		
RESET	0	0	0	0	0	0	0	0

**Table 5-11: SCM GAP1 Register Description**

Name	Description	Setting
<b>Reserved</b> Bit 31-20	<b>Reserved</b>	
<b>START1</b> Bit 19-8	<b>Start of 1<sup>st</sup> Gap</b> - Start pixel (horizontal) position for 1 <sup>st</sup> gap	0 = pixel 0 1 = pixel 1 ...
<b>WIDTH1</b> Bit 7-0	<b>Width of 1<sup>st</sup> Gap</b> – The width of 1 <sup>st</sup> gap in terms of number of pixels	0 = No gap 1 = 1 pixel gap ...

## SCM GAP2 Register

Offset Address

SCM\_GAP2

SCM GAP2 Register

0x0030

BIT	31	30	29	28	27	26	25	24
NAME								
TYPE								
RESET								
BIT	23	22	21	20	19	18	17	16
NAME						<b>START2[11:8]</b>		
TYPE						RW		
RESET					0	0	0	0
BIT	15	14	13	12	11	10	9	8
NAME						<b>START2[7:0]</b>		
TYPE						RW		
RESET	0	0	0	0	0	0	0	0
BIT	7	6	5	4	3	2	1	0
NAME						<b>WIDTH2</b>		
TYPE						RW		
RESET	0	0	0	0	0	0	0	0

**Table 5-12: SCM GAP2 Register Description**

Name	Description	Setting
<b>Reserved</b> Bit 31-20	<b>Reserved</b>	
<b>START2</b> Bit 19-8	<b>Start of 2<sup>nd</sup> Gap</b> - Start pixel (horizontal) position for 1 <sup>st</sup> gap	0 = pixel 0 1 = pixel 1 ...
<b>WIDTH2</b> Bit 7-0	<b>Width of 2<sup>nd</sup> Gap</b> – The width of 1 <sup>st</sup> gap in terms of number of pixels	0 = No gap 1 = 1 pixel gap ...

## 6 MIPI DSI RX (MIPIRX)

The MIPI RX IP supports MIPI DSI interface. It receives MIPI signals and converts them to SSL Video Interface output (VIF) for MIPI DSI Video Packets and SSL Command Interface (SCBIF) output for MIPI command packets.

### Features

- High Speed transmission from 1 data lane to 4 data lanes
- Support up to 1.5Gbps per lane
- Support Video transfer in High Speed mode
- Support 16, 18 and 24 bit per pixel video transfer
- Support SSL 32-bit SCB Interface
- Support SSL double pixel VIF outputs
- Support High Speed, Low Power and Ultra Low Power modes in forward link and Low Power mode in reverse link.
- Support of MIPI standard DSI(v1.01), DCS(v1.02), D-PHY (v1.1)

### References

MIPI DSI, DCS, D-PHY Standard

### Definitions

HS High Speed

LP Low Power

MCU Proprietary parallel interface between the MIPI RX IP and display display driver, which is for display driver register and memory access

RGB MIPI Alliance Standard for Display Pixel Interface v2.0 (DPI-2)

VC Virtual Channel

# Architecture

## Overview

Below is the interface diagram for the MIPI 4-lane RX IP.




Figure 6-1: MIPI RX IP interface Diagram

## Detailed Description

The block diagram for the modules inside the MIPI RX IP is given below.




Figure 6-2: MIPI RX IP Block Diagram

### D-PHY controller

The D-PHY controller is in charge of the communication with the analog transceiver. During reception, it detects the start and stop of the received data stream. It receives data from analog receiver in serial format and passes the data in parallel format to the PPU for further processing. At the same time, it is also performing the handshaking process, such as, bus turn around and switching between different modes (HS to LP, vice versa). During transmission, it receives data from PPU and drives the analog transmitter to transmit the data back to MIPI master.

### Parallel Interface

The parallel interface is in charge of the communication between MIPI RX IP and the display driver. It generates signals for 2 kinds of interfaces, e.g. the RGB interface for dumb display data transmission, the MCU interface for display driver's register access. The control signals for RGB and MCU interfaces are separate with each interface has its own control signals. The details are described in 0.

The parallel interface module uses the packet type of the received packets to decide which interface to write data out. If the packet is video packet, the video interface will be used. If the packet is DCS packet or generic packet, command interface will be used.

### Protocol Control Unit (PCU)

The PCU is in charge of the handling of incoming and outgoing data stream. It has a state machine to decide how to disassemble the received packet and write the correct data to the display driver memory and registers. It will also handle read request and send back desired data to the MIPI master.

## **Packet Processing Unit (PPU)**

The PPU is in charge of packet assembly and disassembly. During transmission, it will form the packet according to the instruction from the PCU. During reception, it will extract necessary information from the packet and pass to the PCU.

## **Error Correction Code/ Cyclic Redundancy Check (ECC/CRC)**

During reception, the ECC/CRC module will check the correctness of the ECC and CRC field of the incoming stream.

If there is 1 bit of error in the data and ECC field, this error will be corrected by the ECC module. If there are more than 1 bit of error in the data and ECC field, the ECC module will detect the error and report it. If there is at least 1 bit of error in the data and CRC field, the CRC module will detect the error and report it.

During transmission, ECC/CRC module will calculate the ECC and CRC value for every outgoing packet.

## **Analog Transceiver**

The Analog Transceiver receives the MIPI link signals in HS mode and packs them into 4-bit parallel data before sending it to the DPHY controller. There are 4 HS receiver blocks that handle the 4 data lane traffic. During LP mode, only 1 receiver block is receiving the LP signals and the single ended signals are sent to the DPHY controller without packing.

The LP transmitter block will return LP data when there is a reverse link request from the master.

The analog transceiver also detects contention and reports it to the DPHY controller.

## Programming Model

**Table 4-1: MIPI RX IP Register Summary**

Offset	Name	Mnemonic	Reset Value
0x0004	Configuration Control Register	CCR	0x00000088
0x0008	Delay Configuration Register	DCR	0x01200245
0x000C	HS RX Timer Register	HRTR	0x00100000
0x0010	LP TX Timer Register	LTTR	0x00100000
0x0014	SOT Count Register	SCR	0x2010FFFF
0x0018	Phy Error Register	PER	0x00000000
0x001C	Analog Control Register 1	ACR1	0x88888888
0x0020	Analog Control Register 2	ACR2	0x00000000
0x0024	Initialization Register	INIR	0x000009C4
0x0028	Power Cut Register	PCR	0x00000000
0x002C	DSI Error Register	DER	0x00000000
0x0030	Error Count Register	ECR	0x00000000

## 1.2 Register Description

### Configuration Control Register

CCR

Configuration Control Register

0x0004

Bit 7-0	TEE	TEP	0	0	CO	END	0	POR
Bit 15-8	ERM[7:0]							0000_0000
Bit 23-16	ERM[15:8]							0000_0000
Bit 31-24	0	EIC[4:0]				TM[1:0]		0000_0000

Table 6-1: Configuration Control Register Description

Bit	Description	Setting
2	<b>ENDian</b> - This bit specifies the endian-ness of the data received over the serial link. During video mode transmission, this bit must be set to 0 so as to follow the MIPI DSI specification	0 – Least significant byte sent first 1 – Most significant byte sent first
3	<b>Color Order</b> – This bit specifies the order of the color component in the received pixel. During video mode transmission, this bit must be set to 1 so as to follow the MIPI DSI specification.	0 – RGB. R is in the higher portion of the pixel. 1 – BGR. B is in the higher portion of the pixel.
5	<b>Select Nibble B</b> input – This bit bypasses the automatic selection of the nibble data stream A, B and C and permanently uses stream B for data decoding.	0 – Automatic selection of A or B or C 1 – Permanently select B input
6	<b>Tearing Effect Polarity</b> – This bit controls whether to detect the rising or falling edge of the TE input.	0 – Rising edge detection 1 – Falling edge detection
7	<b>Tearing Effect Enable</b> – This bit controls whether to enable MIPI IP to detect the TE input and send back the TE trigger packet to the MIPI host at the second BTA when 2 consecutive BTAs are received by the MIPI IP.	0 – Disable 1 – Enable
15:8	<b>ERror Emask[7:0]</b> – These bit controls whether to enable the detection of MIPI DSI error. The bit position correspond to the Error Report defined in the DSI specification.	0 – Disable 1 – Enable
23:16	<b>ERror Emask[15:8]</b>	0 – Disable 1 – Enable
25:24	<b>Test Mode</b> - These bits control whether to inject ECC/CRC error for the outgoing streams. This is for testing only. They should be set to 00 during normal mode.	00 – Normal mode 01 – Inject CRC error 10 – Inject 1 bit ECC error 11 – Inject 2 bit ECC error
30:26	<b>Error Injection Control</b> – These bits control the position of the error being injected for testing. It is only applicable for TM=01. This is for testing only.	
31	<i>Reserved</i>	

## Delay Configuration Register

DCR

Delay Configuration Register

0x0008

Bit 7-0	TGO[3:0]			TGET[3:0]			POR
Bit 15-8	HST[7:0]						0100_0101
Bit 23-16	TAT[7:0]						0000_0010
Bit 31-24	0	ATP	TDM	ATUN	EOT[3:0]		0010_0000
							0000_0001

**Table 6-2: Delay Configuration Register Description**

Bit	Description	Setting
7:0	<b>TA GET Delay</b> – These bits specifies the number of $T_{LFX}$ for TA get delay period $T_{TA-GET}$ .	
15:8	<b>TA GO Delay</b> – These bits specifies the number of $T_{LFX}$ for TA go delay period $T_{TA-GO}$ .	
23:16	<b>Turnaround Ack Timer</b> – These bits specify the turnaround acknowledge timer timeout value. <code>sys_clk</code> is used to increment an internal timer.	
7:0	<b>HS Settle Time</b> – These bits specifies the duration of $T_{HS-SETTLE}$ , when the data lane switch from LP to HS mode. The period is for the MIPI RX IP not to sample the incoming HS data, as the line is in transition stage. The duration is counted using the HS nibble clock. The HS nibble clock frequency is one quarter of the data rate on the data lane. For example, if the serial link is running at 200Mbps, the nibble clock is 50MHz.	
3:0	<b>End Of Transmission</b> – These bits specify the number of bits in the $T_{HS-TRAIL}$ period that are used for DPHY EOT detection. Please see MIPI DPHY spec for the details.	The minimum value should be 1. 0 is not allowed in this field.
4	<b>ATUN</b> – A-Phy lane tuning enable  This bit enables the automatic tuning of the data and clock lane delay settings. The tuning circuit will check for the MIPI packet errors and adjust the 3 bit delays for each individual lane of the A-Phy.	0 = Disable 1 = Enable
5	<b>TDM</b> – Tuning data masked  This bit controls the masking of the received data from the MIPI RX, to be sent to the MIPI TX DSI for processing.	0 = Do not mask data to TX 1 = Mask data to TX
6	<b>ATP</b> – A-Phy tuning Passed  Once <b>ATUN</b> is enabled, the internal tuning circuit will detect for any error in the MIPI packet and if a packet is received successfully, ATP will be set to 1.	0 = Tuning Failed 1 = Tuning Passed
7	<i>Reserved</i>	

## HS RX Timer Register

HRTR HS RX Timer Register 0x000C

									POR
Bit 7-0	HRT[7:0]								0000_0000
Bit 15-8	HRT[15:8]								0000_0000
Bit 23-16	HRT[23:16]								0001_0000
Bit 31-24	HRT[31:24]								0000_0000

Table 6-3: HS RX Timer Register Description

Parameter	Bit	Description	Setting
1	7:0	<b>HS RX Timer[7:0]</b> – These bits specify the HS RX timer timeout value. Sys_clk is used to increment an internal timer.	
2	7:0	<b>HS RX Timer[15:8]</b>	
3	7:0	<b>HS RX Timer[23:16]</b>	
4	7:0	<b>HS RX Timer[31:24]</b>	

## LP TX Timer Register

LTTR

LP TX Timer Register

0x0010

									POR
Bit 7-0	LTT[7:0]								0000_0000
Bit 15-8	LTT[15:8]								0000_0000
Bit 23-16	LTT[23:16]								0001_0000
Bit 31-24	LTT[31:24]								0000_0000

**Table 6-4: LP TX Timer Register Description**

Bit	Description	Setting
31:0	<p><b>LP TX Timer[31:0]</b> – These bits specify the LP TX timer timeout value. <code>sys_clk</code> is used to increment an internal timer.</p> <p>The timer starts when the MIPI RX IP enters LP transmit mode. When the MIPI RX IP exits from LP transmit mode, the timer will be reset. If the timer expires before exiting from LP transmit mode, the MIPI RX IP will signal an error and switch to LP receive mode. The DPHY will wait until a stop state (LP11) comes before accept any incoming data.</p>	

## SOT Count Register

SCR

SOT Count Register

0x0014

									POR
Bit 7-0	SC[7:0]								1111_1111
Bit 15-8	SC[15:8]								1111_1111
Bit 23-16	TEPW[7:0]								0001_0000
Bit 31-24	CEXT[7:0]								0010_0000

Table 6-5: SOT Count Register Description

Bit	Description	Setting
15:0	<p><b>SOT Count[15:0]</b>– These bits determines when the MIPI RX IP will stop searching for the SoT sequence defined in MIPI D-PHY.</p> <p>The searching starts after the HS Settle Time has been passed. Once the searching starts, a counter will start counting from zero. The searching will stop, if a SoT sequence has been identified or the counter reaches the value specified in this register or the data lane enters LP mode. The counter uses nibble_clk for counting.</p>	
23:16	<p><b>Tearing Effect Pulse Width</b>– These bits determine how the MIPI RX IP qualifies the pulse width of the TE input signal. A valid TE signal is considered when the TE input signal is greater than the <b>TEPW</b> count. The TE pulse is counted using the sys_clk.</p>	
31:24	<p><b>Clock EXTender</b> – These bits extend the clocks after the end of a request transaction. The counter will be reset once another new request is received before current counter expire.</p>	<p>0 = Extends by 1 clocks.            1 = Extends by 1 clocks.            2 = Extends by 2 clocks.            ...            ...            255 = Clock is always on.</p>

## Phy Error Register

PER

Phy Error Register

0x0018

									POR
Bit 7-0	SSE_3	SSE_2	SSE_1	SSE_0	SE_3	SE_2	SE_1	SE_0	0000_0000
Bit 15-8	EME_3	EME_2	EME_1	EME_0	ESE_3	ESE_2	ESE_1	ESE_0	0000_0000
Bit 23-16	0	0	0	0	FCE_3	FCE_2	FCE_1	FCE_0	0000_0000
Bit 31-24	0	0	0	PV_4	PV_3	PV_2	PV_1	PV_0	0000_0000

**Table 6-6: Phy Error Register Description**

Bit	Description	Setting
0	<b>SOT Error 0</b> – This bit reflects the SoT Error detected by the MIPI RX IP at the lane 0. Please see MIPI DSI spec for the details.	0 – Not error 1 – Error has occurred
1	<b>SOT Error 1</b> – This bit reflects the SoT Error detected by the MIPI RX IP at the lane 1. Please see MIPI DSI spec for the details.	0 – Not error 1 – Error has occurred
2	<b>SOT Error 2</b> – This bit reflects the SoT Error detected by the MIPI RX IP at the lane 2. Please see MIPI DSI spec for the details.	0 – Not error 1 – Error has occurred
3	<b>SOT Error 3</b> – This bit reflects the SoT Error detected by the MIPI RX IP at the lane 3. Please see MIPI DSI spec for the details.	0 – Not error 1 – Error has occurred
4	<b>SOT Sync Error 0</b> – This bit reflects the SoT Sync Error detected by the MIPI RX IP at the lane 0. Please see MIPI DSI spec for the details.	0 – Not error 1 – Error has occurred
5	<b>SOT Sync Error 1</b> – This bit reflects the SoT Sync Error detected by the MIPI RX IP at the lane 1. Please see MIPI DSI spec for the details.	0 – Not error 1 – Error has occurred
6	<b>SOT Sync Error 2</b> – This bit reflects the SoT Sync Error detected by the MIPI RX IP at the lane 2. Please see MIPI DSI spec for the details.	0 – Not error 1 – Error has occurred
7	<b>SOT Sync Error 3</b> – This bit reflects the SoT Sync Error detected by the MIPI RX IP at the lane 3. Please see MIPI DSI spec for the details.	0 – Not error 1 – Error has occurred
8	<b>EOT Sync Error 0</b> – This bit reflects the EoT Sync Error detected by the MIPI RX IP at the lane 0. Please see MIPI DSI spec for the details.	0 – Not error 1 – Error has occurred
9	<b>EOT Sync Error 1</b> – This bit reflects the EoT Sync Error detected by the MIPI RX IP at the lane 1. Please see MIPI DSI spec for the details.	0 – Not error 1 – Error has occurred
10	<b>EOT Sync Error 2</b> – This bit reflects the EoT Sync Error detected by the MIPI RX IP at the lane 2. Please see MIPI DSI spec for the details.	0 – Not error 1 – Error has occurred
11	<b>EOT Sync Error 3</b> – This bit reflects the EoT Sync Error detected by the MIPI RX IP at the lane 3. Please see MIPI DSI spec for the details.	0 – Not error 1 – Error has occurred
12	<b>Escape Mode Error 0</b> – This bit reflects the Escape Mode Entry Command Error detected by the MIPI RX IP at the lane 0. Please see MIPI DSI spec for the details.	0 – Not error 1 – Error has occurred
13	<b>Escape Mode Error 1</b> – This bit reflects the Escape Mode Entry Command Error detected by the MIPI RX IP at the lane 1. Please see MIPI DSI spec for the details.	0 – Not error 1 – Error has occurred

14	<b>Escape Mode Error 2</b> – This bit reflects the Escape Mode Entry Command Error detected by the MIPI RX IP at the lane 2. Please see MIPI DSI spec for the details.	0 – Not error 1 – Error has occurred
15	<b>Escape Mode Error 3</b> – This bit reflects the Escape Mode Entry Command Error detected by the MIPI RX IP at the lane 3. Please see MIPI DSI spec for the details.	0 – Not error 1 – Error has occurred
16	<b>False Control Error 0</b> – This bit reflects the False Control Error detected by the MIPI RX IP at the lane 0.	0 – Not error 1 – Error has occurred
17	<b>False Control Error 1</b> – This bit reflects the False Control Error detected by the MIPI RX IP at the lane 1.	0 – Not error 1 – Error has occurred
18	<b>False Control Error 2</b> – This bit reflects the False Control Error detected by the MIPI RX IP at the lane 2.	0 – Not error 1 – Error has occurred
19	<b>False Control Error 3</b> – This bit reflects the False Control Error detected by the MIPI RX IP at the lane 3.	0 – Not error 1 – Error has occurred
23:20	<i>Reserved</i>	
24	<b>Protocol Violation Error Type 0</b> – This bit reflects EOT packet is not detected by MIPI RX IP at the end of the HS transmission.	0 – Not error 1 – Error has occurred
25	<b>Protocol Violation Error Type 1</b> – This bit reflects BTA sequence is not detected by MIPI RX IP after receiving the read packet.	0 – Not error 1 – Error has occurred
26	<b>Protocol Violation Error Type 2</b> – This bit reflects BTA timer out error.	0 – Not error 1 – Error has occurred
27	<b>Protocol Violation Error Type 3</b> – This bit reflects video timing mismatched in Non-burst mode has error.	0 – Not error 1 – Error has occurred
28	<b>Protocol Violation Error Type 4</b> – This bit reflects local MIPI bus transactor has encountered error.	0 – Not error 1 – Error has occurred
31:29	<i>Reserved</i>	

## Analog Control Register 1

ACR1

Analog Control Register 1

0x001C

									POR
Bit 7-0		<b>D0_DLY[3:0]</b>				<b>D0_CDLY[3:0]</b>			1000_1000
Bit 15-8		<b>D1_DLY[3:0]</b>				<b>D1_CDLY[3:0]</b>			1000_1000
Bit 23-16		<b>D2_DLY[3:0]</b>				<b>D2_CDLY[3:0]</b>			1000_1000
Bit 31-24		<b>D3_DLY[3:0]</b>				<b>D3_CDLY[3:0]</b>			1000_1000

**Table 6-7: Analog Control Register 1 Description**

Bit	Description	Setting
3:0	<b>Data lane 0 Sample CDeLaY</b> – These bits control the tap delay for Data lane 0 de-serializer sample clock.	
7:4	<b>Data lane 0 Sample DeLaY</b> – These bits control the tap delay for Data lane 0 de-serializer data.	
11:8	<b>Data lane 1 Sample CDeLaY</b> – These bits control the tap delay for Data lane 1 de-serializer sample clock.	
15:12	<b>Data lane 1 Sample DeLaY</b> – These bits control the tap delay for Data lane 1 de-serializer data.	
19:16	<b>Data lane 2 Sample CDeLaY</b> – These bits control the tap delay for Data lane 2 de-serializer sample clock.	
23:20	<b>Data lane 2 Sample DeLaY</b> – These bits control the tap delay for Data lane 2 de-serializer data.	
27:24	<b>Data lane 3 Sample CDeLaY</b> – These bits control the tap delay for Data lane 2 de-serializer sample clock.	
31:28	<b>Data lane 3 Sample DeLaY</b> – These bits control the tap delay for Data lane 2 de-serializer data.	

## Analog Control Register 2

ACR2

Analog Control Register 2

0x0020

									POR
Bit 7-0	0	0	0	0	0	0			0000_0000
Bit 15-8	0	0	0	0	0	0	0	0	0000_0000
Bit 23-16	0	0	0	0	0	0	0	0	0000_0000
Bit 31-24	0	0	0	0	0	0	0	0	0000_0000

**Table 6-8: Analog Control Register 2 Description**

Bit	Description	Setting
1:0	<i>Select SoT Edge</i> – These bits control the detection of SOT using positive or negative edge clock or both.	SSE[1:0]

## Initialization Register

INIR

Initialization Register

0x024

									POR
Bit 7-0	INIT[7:0]								1100_0100
Bit 15-8	INIT[15:8]								0000_1001
Bit 23-16	INIT[23:16]								0000_0000
Bit 31-24	INIT[31:24]								0000_0000

Table 6-9: Initialization Register Description

Bit	Description	Setting
7:0	Init[7:0]	
15:8	Init [15:8]	
23:16	Init [23:16]	
31:24	Init [31:24]	

## Power Cut Register

PCR

Power Cut Register

0x028

									POR
Bit 7-0	0	0	0	0	0	0	0	<b>PWC</b>	0000_0000
Bit 15-8	0	0	0	0	0	0	0	0	
Bit 23-16	0	0	0	0	0	0	0	0	
Bit 31-24	0	0	0	0	0	0	0	0	

**Table 6-10: Power Cut Register Description**

Bit	Description	Setting
0	<b>PoWer Cut</b> – This bit will enable power cut to the whole chip and only global reset can restore the power supply to the chip.	

## DSI Error Register

DER

DSI Error Register

0x02C

									POR
Bit 7-0	CE	FCE	HRTE	LTSE	EME	ESE	SSE	SE	0000_0000
Bit 15-8	DPV	LTTE	ITL	VCE	DTE	CRC	ECC2	ECC1	
Bit 23-16	0	0	0	0	0	0	0	0	
Bit 31-24	0	0	0	0	0	0	0	0	

**Table 6-11: DSI Error Register Description**

Bit	Description	Setting
0	<p><b>SE</b> - SoT Error</p> <p>This bit reflects the SoT Error detected by the MIPI RX DSI. Refer to <b>PER</b> register for more information.</p> <p>Please see MIPI DSI spec for the details.</p>	<p>0 = Not error 1 = Error has occurred</p>
1	<p><b>SSE</b> - SoT Sync Error</p> <p>This bit reflects the SoT Sync Error detected by the MIPI RX DSI. Refer to <b>PER</b> register for more information.</p> <p>Please see MIPI DSI spec for the details.</p>	<p>0 = Not error 1 = Error has occurred</p>
2	<p><b>ESE</b> - EoT Sync Error</p> <p>This bit reflects the EoT Sync Error detected by the MIPI RX DSI. Refer to <b>PER</b> register for more information.</p> <p>Please see MIPI DSI spec for the details.</p>	<p>0 = Not error 1 = Error has occurred</p>
3	<p><b>EME</b> - Escape Mode Error</p> <p>This bit reflects the Escape Mode Entry Command Error detected by the MIPI RX DSI. Refer to <b>PER</b> register for more information.</p> <p>Please see MIPI DSI spec for the details.</p>	<p>0 = Not error 1 = Error has occurred</p>
4	<p><b>LTSE</b> - Low power Transmit Sync Error</p> <p>This bit reflects the Low Power Transmit Sync Error detected by the MIPI RX DSI.</p> <p>Please see MIPI DSI spec for the details.</p>	<p>0 = Not error 1 = Error has occurred</p>
5	<p><b>HRTE</b> - High speed Receive Timeout Error</p> <p>This bit reflects the High Speed Receive Timeout Error detected by the MIPI RX DSI.</p> <p>Please see MIPI DSI spec for the details.</p>	<p>0 = Not error 1 = Error has occurred</p>

6	<p><b>FCE</b> - False Control Error</p> <p>This bit reflects the False Control Error detected by the MIPI RX DSI. Refer to <b>PER</b> register for more information.</p> <p>Please see MIPI DSI spec for the details.</p>	<p>0 = Not error 1 = Error has occurred</p>
7	<p><b>CE</b> - Contention Error</p> <p>This bit reflects the contention is detected by the MIPI RX DSI.</p> <p>Please see MIPI DSI spec for the details.</p>	<p>0 = Not error 1 = Error has occurred</p>
8	<p><b>ECC1</b> - ECC Error 1</p> <p>This bit reflects the ECC Error, single bit, detected by the MIPI RX DSI.</p> <p>Please see MIPI DSI spec for the details.</p>	<p>0 = Not error 1 = Error has occurred</p>
9	<p><b>ECC2</b> - ECC Error 2</p> <p>This bit reflects the ECC Error, multiple bits, detected by the MIPI RX DSI.</p> <p>Please see MIPI DSI spec for the details.</p>	<p>0 = Not error 1 = Error has occurred</p>
10	<p><b>CRC</b> - CRC Error</p> <p>This bit reflects the Checksum Error detected by the MIPI RX DSI.</p> <p>Please see MIPI DSI spec for the details.</p>	<p>0 = Not error 1 = Error has occurred</p>
11	<p><b>DTE</b> - Data Type Error</p> <p>This bit reflects the DSI Data Type Not Recognized detected by the MIPI RX DSI.</p> <p>Please see MIPI DSI spec for the details.</p>	<p>0 = Not error 1 = Error has occurred</p>
12	<p><b>VCE</b> - VC ID Error</p> <p>This bit reflects the Invalid DSI VC ID detected by the MIPI RX DSI.</p> <p>Please see MIPI DSI spec for the details</p>	<p>0 = Not error 1 = Error has occurred</p>
13	<p><b>ITL</b> - Invalid Transmission Length</p> <p>This bit reflects the Invalid Transmission Length error detected by the MIPI RX DSI.</p> <p>Please see MIPI DSI spec for the details.</p>	<p>0 = Not error 1 = Error has occurred</p>
14	<p><b>LTTE</b> - Low Power Transmit Timeout Error</p> <p>This bit reflects the Low Power Transmit Timeout Error detected by the MIPI RX DSI.</p> <p>Please see MIPI DSI spec for the details.</p>	<p>0 = Not error 1 = Error has occurred</p>
15	<p><b>DPV</b> - DSI Protocol Violation</p> <p>This bit reflects the DSI Protocol Violation error detected by the MIPI RX DSI.</p> <p>Please see MIPI DSI spec for the details.</p>	<p>0 = Not error 1 = Error has occurred</p>

## Error Count Register

DER

DSI Error Register

0x030

									POR
Bit 7-0	ERR_COUNT[7:0]								0000_0000
Bit 15-8	ERR_COUNT[15:8]								0000_0000
Bit 23-16	0	0	0	0	0	0	0	0	
Bit 31-24	0	0	0	0	0	0	0	0	

**Table 6-12: Error Count Register Description**

Bit	Description	Setting
15:0	<p><b>ERR_COUNT</b> – Error counter for ECC and CRC errors.</p> <p>These bits provide the accumulation of ECC and CRC errors collected by MIPI RX. When Bit[15] is set, it will remains set.</p>	

## Operating Modes

The MIPI RX IP internal state machine controls the receiving and sending of the data packet over the serial link. It is triggered by receiving a packet defined in MIPI DSI specification or a request to read back register.

During reception, the state machine gets raw data packets from D-PHY. It disassembles the data packets and extracts all the information. If the packet contains video data, it will write the data to the display driver using video signals. If the packet contains register programming, it will write the content into the appropriate register in the display driver using MCU interface. If the packet contains an event, it will perform according to the current state and the event.

The MIPI RX IP supports all the packet type defined in the MIPI DSI specification. But, whether to transfers the packet to the display driver or not, it will looks at the packet type. The following sections describe how the MIPI RX IP reacts with each DSI packet.

The parallel interface between MIPI RX IP and display driver supports 2 types of interface, RGB(Video) and MCU(Command) interface.

## End of Transmission (EOT)

An EOT packet has been defined in MIPI DSI to indicate the end of a HS transmission.

### EOT (0x08)

When this packet is received in HS mode, MIPI RX IP will stop processing any further received data. MIPI RX IP will wait until the data lane goes into stop state (LP11). Afterwards, MIPI RX IP will process the new data sent in either HS or LP mode.

When this packet is received in LP mode, MIPI RX IP will ignore the packet.

If an MIPI master does not implement the EOT packet defined in MIPI DSI, the MIPI RX IP will not get such packet at the end of the HS transmission. As a result, the MIPI RX IP will see the EoT sequence defined in MIPI DPHY. In this case, the MIPI RX IP will still be able to end the HS transmission as defined in the MIPI DPHY specification. However, the last few bytes in the  $T_{EOT}$  period of the HS transmission might be received as an unknown packet and affect the error status reported to the MIPI master. This is a known issue for MIPI DSI. Hence, we recommend using MIPI master with EOT packet support, so that the line status is more accurately reported to the MIPI master.

The VC ID of the EOT packet should be 0x0.

## Contention Detection and Timer

Two timers have been defined in MIPI RX IP to resolve the potential contention issue on the bus. The two timers are the HS RX timer and LP TX timer. Please see the register description for the detailed usage.

Whenever the receiver sees the two data lines are in LP 11 state, it will reset MIPI RX IP and enter the default mode, which is RX low power idle mode. Whenever the receiver sees a contention being detected, it will reset MIPI RX IP and enter the default mode, which is LP RX idle mode.

## Error Report

The MIPI RX IP implements the error report scheme as described in the MIPI DSI specification. It will accumulate the error status since last report to the MIPI master. On BTA after a read, the MIPI RX IP will return the error status since the last report. The protocol violation error is stored in **ESR1**. Low level error for each lane is stored in the **ESR1** and **ESR2**.

On top of that, the MIPI RX IP has also implemented an error accumulation output. It counts how many ECC and CRC error has happened since the last read from these registers. It is cleared by the display driver. After which it starts to accumulate the number of errors again, until the next read.

## D-PHY operation

D-PHY controls the operation of the analog transceiver. It determines whether the serial link is in high speed or low power mode and whether it is in transmit or receive mode.

The MIPI RX IP can support both continuous and non-continuous clock behavior on the clock lane. During reception, when switching from HS to LP mode, the data lane must enter the low power mode first, and the clock lane can enter LP mode afterwards. The minimum timing defined in MIPI DPHY specification needs to be satisfied. When switching from LP to HS mode, the clock lane must enter HS mode first, and the data lane can enter high speed mode afterwards. The minimum timing defined in MIPI DPHY specification needs to be satisfied too. All the switching procedure is handled by the D-PHY.


The D-PHY will perform the handshaking for BTA too.

## Data Bit Operation


Two control bit **END** and **CO** are defined in MIPI RX IP for more flexibility to support different requirement from the display driver. They are not required for DCS and DSI compliant devices. In some special case, the user needs to use them to adjust the output. The usage of the two control bits are given below. For MIPI video packets, the **END** bit must be 1 and **CO** bit must be 0 in order to be compliant with the standard.

Below is the order to receive the display data over the serial link, when the **END** bit is 1 and **CO** bit is 0


For 16 bit per pixel data, below is the byte order. Each byte of data is sent in the order of LSB first and MSB last.



For 18 bit per pixel data, below is the byte order. Each byte of data is sent in the order of LSB first and MSB last.




For 24 bit per pixel data, below is the byte order. Each byte of data is sent in the order of LSB first and MSB last.




Below is the order to send the display data over the serial link, when the **END** bit is 0 and **CO** bit is 0.


For 16 bit per pixel data, below is the byte order. Each byte of data is sent in the order of LSB first and MSB last.



For 18 bit per pixel data, below is the byte order. Each byte of data is sent in the order of LSB first and MSB last.




For 24 bit per pixel data, below is the byte order. Each byte of data is sent in the order of LSB first and MSB last.




Below is the order to send the display data over the serial link, when the **END** bit is 1 and **CO** bit is 1.


For 16 bit per pixel data, below is the byte order. Each byte of data is sent in the order of LSB first and MSB last.



For 18 bit per pixel data, below is the byte order. Each byte of data is sent in the order of LSB first and MSB last.




For 24 bit per pixel data, below is the byte order. Each byte of data is sent in the order of LSB first and MSB last.




Below is the order to send the display data over the serial link, when the **END** bit is 0 and **CO** bit is 1.


For 16 bit per pixel data, below is the byte order. Each byte of data is sent in the order of LSB first and MSB last.



For 18 bit per pixel data, below is the byte order. Each byte of data is sent in the order of LSB first and MSB last.



For 24 bit per pixel data, below is the byte order. Each byte of data is sent in the order of LSB first and MSB last.



## 7 Video Timing Control Module (VTCM)

### Features

- DCS command or video bypass together with data compression (SSL segment-based & Qualcomm line-based) to reduce the bandwidth requirement during data transmission.
- Support real-time update of Qualcomm capabilities exchange
- 90 degree anti-clockwise rotation mode together with horizontal and vertical flip to complete the 90, 180 & 270 degree rotation.
- Horizontal & vertical scaler to up & down scale the video data
- Built-in frame buffer to support video data self-refresh, so the refresh frequency from application processor can be reduced or stopped during static frames.
- Low power mode support via frame skipping
- Variable pixel clock generation to dynamically change video refresh rate for power saving
- Various tearing output mode to support real time anti-tearing data update.
- Idle frame detection and controllable black/white frame insert to avoid sticky frame when input data are static

Below shows the block diagram for VTCM:

*Note: While the diagram below shows 2 sets of (horizontal and vertical scaler), there is only one set in VTCM. This means that either down-scaling before going into the RAM or up-scaling after reading from the RAM can be supported, but not both at the same time.*




Figure 7-1: VTCM Block Diagram

### References

- MIPI® Alliance Specification for Display Command Set (DCS) – Version 1.08 – 22 November 2011
- Qualcomm Frame Buffer Compression Algorithm and Design Document – Updated 27 September 2012
- AMBA™ Specification – Rev 2.0 – 13 May 1999

### Limitations

- In command mode, if there is a continuous frame send, a minimum of 4 bclk pause is require between frames.

- There are minimum setting requirement for display period start (a.k.a. back porch), which are 8 for horizontal and 9 for vertical.
- The minimum display size is 32x32 resolutions.
- For frame width setting, have to be 8-pixels aligned before rotation, if compressed data input, then is 4-pixels aligned.
- For SSL segment based compression, minimum segment for partial update is 8 pixels.
- For Qualcomm line-based compression, minimum segment for partial update is 1 line.
- Limitation for scaler
  - Upscale only at the output of RAM
  - Downscale only at the input of RAM, and can only support full-frame update (left-to-right, top-to-bottom update only)
  - No concurrent upscale and downscale
- Limitation for rotation
  - SSL Compression: Up to 1280x800 resolution
  - No Compression: Up to 960x600 resolution
  - Qualcomm Compression: Not supported
  - Full Frame update only (no partial update allowed)
  - No partial display support.

## Programming Model

For partial display setting, the start row and end row are referring to Display Height

All reserved bits return zero on read and shall always be written with zero. Writing any other value to a reserved bit will result in indeterminate behavior.

**Table 7–1: VTCM Register Summary**

Offset	Name	Mnemonic	Reset Value
0x0000	VTCM Device Identification Register	VTCM_IDR	0x03810440
0x0004	VTCM Capabilities Register	VTCM_CAPR	0x00003737
0x0008	VTCM Control Register	VTCM_CTRLR	0x00000000
0x000C	VTCM Configuration Register	VTCM_CFGR	0x00000000
0x0010	VTCM Pixel Clock Frequency Ratio Register	VTCM_PCFRR	0x00010001
0x0014	VTCM Horizontal Display Configuration Register	VTCM_HDCFGR	0x04A40036
0x0018	VTCM Vertical Display Configuration Register	VTCM_VDCFGR	0x08400060
0x001C	VTCM Memory Size Register	VTCM_MSZR	0x07800438
0x0020	VTCM Display Size Register	VTCM_DSZR	0x07800438
0x0024	VTCM Panel Size Register	VTCM_PSZR	0x07800438
0x0028	VTCM Idle Frame & URAM Configuration Register	VTCM_IFNURCFGR	0x11110000
0x002C	VTCM Idle Frame Count Register	VTCM_IFCTRLR	0x00000000
0x0030	VTCM URAM Control Register	VTCM_UCTRLR	0x00000008
0x0034	VTCM Panel Offset Start Register	VTCM_POSR	0x00000000
0x0038	VTCM Panel Offset End Register	VTCM_POER	0x07800438
0x003C	VTCM Image Size Register	VTCM_ISZR	0x07800438
0x0040	VTCM Vertical Scaler Control 1 Register	VTCM_VSCTRL1R	0x00000000
0x0044	VTCM Vertical Scaler Control 2 Register	VTCM_VSCTRL2R	0x00000000
0x0048	VTCM Vertical Scaler Low Register 0	VTCM_VSLR0	0x00000000
0x004C	VTCM Vertical Scaler High Register 0	VTCM_VSHR0	0x00000000
0x0050	VTCM Vertical Scaler Low Register 1	VTCM_VSLR1	0x00000000
0x0054	VTCM Vertical Scaler High Register 1	VTCM_VSHR1	0x00000000
0x0058	VTCM Vertical Scaler Low Register 2	VTCM_VSLR2	0x00000000
0x005C	VTCM Vertical Scaler High Register 2	VTCM_VSHR2	0x00000000

Offset	Name	Mnemonic	Reset Value
0x0060	VTCM Vertical Scaler Low Register 3	VTCM_VSLR3	0x00000000
0x0064	VTCM Vertical Scaler High Register 3	VTCM_VSHR3	0x00000000
0x0068	VTCM Vertical Scaler Low Register 4	VTCM_VSLR4	0x00000000
0x006C	VTCM Vertical Scaler High Register 4	VTCM_VSHR4	0x00000000
0x0070	VTCM Horizontal Scaler Control 1 Register	VTCM_HSCTRL1 R	0x00000000
0x0074	VTCM Horizontal Scaler Control 2 Register	VTCM_HSCTRL2 R	0x00000000
0x0078	VTCM Horizontal Scaler Low Register 0	VTCM_HSLR0	0x00000000
0x007C	VTCM Horizontal Scaler High Register 0	VTCM_HSHR0	0x00000000
0x0080	VTCM Horizontal Scaler Low Register 1	VTCM_HSLR1	0x00000000
0x0084	VTCM Horizontal Scaler High Register 1	VTCM_HSHR1	0x00000000
0x0088	VTCM Horizontal Scaler Low Register 2	VTCM_HSLR2	0x00000000
0x008C	VTCM Horizontal Scaler High Register 2	VTCM_HSHR2	0x00000000
0x0090	VTCM Horizontal Scaler Low Register 3	VTCM_HSLR3	0x00000000
0x0094	VTCM Horizontal Scaler High Register 3	VTCM_HSHR3	0x00000000
0x0096	VTCM Horizontal Scaler Low Register 4	VTCM_HSLR4	0x00000000
0x009C	VTCM Horizontal Scaler High Register 4	VTCM_HSHR4	0x00000000
0x00A0	VTCM Qualcomm FBC Control Register	VTCM_QFBCCTR LR	0x00004151
0x00A4	VTCM Qualcomm FBC Size Register	VTCM_QFBCSZR	0x07800438
0x00A8	VTCM Qualcomm FBC Configuration Register	VTCM_QFBCCFG R	0xC21C4534
0x00AC	VTCM Qualcomm FBC Control 2 Register	VTCM_QFBCCTR L2R	0x00000005
0x00B0	VTCM Qualcomm FBC Control 3 Register	VTCM_QFBCCTR L3R	0x02008000
0x00B4	VTCM Qualcomm FBC Status Register	VTCM_QFBCSTS R	0x00000000
0x0FFC	VTCM Test Register	VTCM_TSTR	0x00000000

## Register Description

### VTCM Device Identification Register

VTCM_IDR		VTCM Identification Register							Offset Address	
									0x0000	
BIT	31	30	29	28	27	26	25	24		
NAME	CLID[15:8]									
TYPE	RO	RO	RO	RO	RO	RO	RO	RO	RO	
RESET	0	0	0	0	0	0	1	1		
BIT	23	22	21	20	19	18	17	16		
NAME	CLID[7:0]									
TYPE	RO	RO	RO	RO	RO	RO	RO	RO	RO	
RESET	1	0	0	0	0	0	0	0	1	
BIT	15	14	13	12	11	10	9	8		
NAME	DSGNR[5:0]						MJR[3:2]			
TYPE	RO	RO	RO	RO	RO	RO	RO	RO	RO	
RESET	0	0	0	0	0	1	0	0		
BIT	7	6	5	4	3	2	1	0		
NAME	MJR[1:0]		MNR[5:0]							
TYPE	RO	RO	RO	RO	RO	RO	RO	RO	RO	
RESET	0	1	0	0	0	0	0	0	0	

Table 7-2: VTCM Device Identification Register Description

Name	Description	Setting
<b>CLID[15:0]</b> Bit 31-16	<b>PCI Class Code</b> – This field represents the PCI class code of the VTCM.	0x0381
<b>DSGNR[5:0]</b> Bit 15-10	<b>Design Number</b> – This field represents the design number of the VTCM.	0x01
<b>MAJOR[3:0]</b> Bit 9-6	<b>Major Revision Number</b> – This field represents the major release of the VTCM.	0x01
<b>MINOR[5:0]</b> Bit 5-0	<b>Minor Revision Number</b> – This field represents the minor release of the VTCM.	0x00

## VTCM Capabilities Register

Offset Address

VTCM\_CAPR

VTCM Capabilities Register

0x0004

BIT	31	30	29	28	27	26	25	24
NAME								
TYPE	RO	RO	RO	RO	RO	RO	RO	RO
RESET	0	0	0	0	0	0	0	0
BIT	23	22	21	20	19	18	17	16
NAME								
TYPE	RO	RO	RO	RO	RO	RO	RO	RO
RESET	0	0	0	0	0	0	0	0
BIT	15	14	13	12	11	10	9	8
NAME			<b>VBM</b>	<b>LPM</b>		<b>DS</b>	<b>VS</b>	<b>HS</b>
TYPE	RO	RO	RO	RO	RO	RO	RO	RO
RESET	0	0	1	1	0	1	1	1
BIT	7	6	5	4	3	2	1	0
NAME			<b>SSLC</b>	<b>QCC</b>		<b>VF</b>	<b>HF</b>	<b>ROT90</b>
TYPE	RO	RO	RO	RO	RO	RO	RO	RO
RESET	0	0	1	1	0	1	1	1

**Table 7-3: VTCM Capabilities Register Description**

Name	Description	Setting
<b>Reserved</b> Bit 31–14	<b>Reserved</b>	
<b>VBM</b> Bit 13	<b>Video Bypass Mode Support</b> – Support of video bypass operation.	0 = Not supported 1 = Supported
<b>LPM</b> Bit 12	<b>Low Power Mode Support</b> – Support of low power mode.	0 = Not supported 1 = Supported
<b>Reserved</b> Bit 11–10	<b>Reserved</b>	
<b>DS</b> Bit 10	<b>Down Scale Support</b> – Support of down scale operation.	0 = Not supported 1 = Supported
<b>VS</b> Bit 9	<b>Vertical Scaler Support</b> – Support of vertical scaler operation.	0 = Not supported 1 = Supported
<b>HS</b> Bit 8	<b>Horizontal Scaler Support</b> – Support of horizontal scaler operation.	0 = Not supported 1 = Supported
<b>Reserved</b> Bit 7–6	<b>Reserved</b>	
<b>SSLC</b> Bit 5	<b>SSL Compressor/De-compressor Support</b> – Support of SSL compressor/de-compressor.	0 = Not supported 1 = Supported
<b>QCC</b> Bit 4	<b>Qualcomm Compressor/De-compressor Support</b> – Support of Qualcomm compressor/de-compressor.	0 = Not supported 1 = Supported
<b>Reserved</b> Bit 3	<b>Reserved</b>	
<b>VF</b>	<b>Vertical Flip</b> – Support of vertical flip.	0 = Not supported

Name	Description	Setting
Bit 2		1 = Supported
<b>HF</b> Bit 1	<b>Horizontal Flip</b> – Support of horizontal flip.	0 = Not supported 1 = Supported
<b>ROT90</b> Bit 0	<b>Rotate 90° Support</b> – Support of rotation of 90° (anti-clockwise).	0 = Not supported 1 = Supported

# VTCM Control Register

Offset Address

VTCM\_CTRLR

VTCM Control Register

0x0008

BIT	31	30	29	28	27	26	25	24
NAME								
TYPE	RO	RO	RO	RO	RO	RO	RO	RO
RESET	0	0	0	0	0	0	0	0
BIT	23	22	21	20	19	18	17	16
NAME								
TYPE	RO	RO	RO	RO	RO	RO	RO	RO
RESET	0	0	0	0	0	0	0	0
BIT	15	14	13	12	11	10	9	8
NAME								
TYPE	RO	RO	RO	RO	RO	RO	RO	RO
RESET	0	0	0	0	0	0	0	0
BIT	7	6	5	4	3	2	1	0
NAME	MF_CNT[3:0]				IU	DOWN_SC ALE		EN
TYPE	RW	RW	RW	RW	RW	RW	RO	RW
RESET	0	0	0	0	0	0	0	0

Table 7-4: VTCM Control Register Description

Name	Description	Setting
<b>Reserved</b> Bit 31–8	<b>Reserved</b>	
<b>MF_CNT</b> Bit 7-4	<b>Mask Frame Count</b> – These bits specified the number of frame that will be mask off after initial display on (after received DCS set_display_on, command 29h from application processor)..	0 = no mask off frame 1 = mask off 1 frame : F = mask off 15 frame
<b>IU</b> Bit 3	<b>In Use</b> – This bit indicates whether the software has finished updating the VTCM Pixel Clock Frequency Ratio Register or not. After software finishes the updating, the new register setting will take effect. Otherwise, the previous setting will take effect.	0 = Software has finished updating 1 = Software is still updating
<b>DOWN_SCAL E</b> Bit 2	<b>Down Scale</b> – This bit select the operation mode of the VTCM module. If this bit is cleared, then both the vertical scaler and horizontal scaler are place after the memory fetching, else they will place before the memory is written.	0 = Up scale select. 1 = Down scale select
<b>Reserved</b> Bit 1	<b>Reserved</b>	
<b>EN</b> Bit 0	<b>Module Enable</b> – This bit enables VTCM.	0 = Disabled 1 = Enabled

## VTCM Configuration Register

Offset Address

VTCM\_CFGR

VTCM Configuration Register

0x000C

BIT	31	30	29	28	27	26	25	24
NAME	FLPM[15:8]							
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	0	0	0	0	0	0	0	0
BIT	23	22	21	20	19	18	17	16
NAME	FLPM[7:0]							
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	0	0	0	0	0	0	0	0
BIT	15	14	13	12	11	10	9	8
NAME				PAD_PIXE L_SEL			SPLIT_ME M	ROT90
TYPE	RO	RO	RO	RW	RO	RO	RW	RW
RESET	0	0	0	0	0	0	0	0
BIT	7	6	5	4	3	2	1	0
NAME			ENDIAN	WRAP		VBP	TE_SEL	TEP
TYPE	RO	RO	RW	RW	RO	RW	RW	RW
RESET	0	0	0	0	0	0	0	0

Table 7-5: VTCM Configuration Register Description

Name	Description	Setting
<b>Reserved</b> Bit 31–24	<b>Reserved</b>	
<b>FLPM</b> Bit 27-16	<b>Frame Low Power Mode</b> – These bits indicates number of frame skip in low power mode.	0 : Normal frame scanning (LPM disabled) 1 : Skip 1 frames : FFF : Skip 4097 frames
<b>Reserved</b> Bit 15–13	<b>Reserved</b>	
<b>PAD_PIXEL_SEL</b> Bit 12	<b>Padding Pixel Select</b> – This bit select the pixel to display for the padding period.	0 = Select padding pixels to be 0x000000. 1 = Select padding pixels to be 0xffff
<b>Reserved</b> Bit 11–10	<b>Reserved</b>	
<b>SPLIT_MEM</b> Bit 9	<b>Split Memory</b> – This bit enable the splitting of frame buffer memory. If this bit set, then the whole frame buffer will be used for the display, else frame buffer memory is split into 2 pieces. For display other than 0°, this bit need to set to 1.	0 = No splitting of frame buffer memory 1 = Split frame buffer memory.
<b>ROT90</b> Bit 8	<b>Rotate 90°</b> – This bit enable the output frame data to rotate 90° (anti-clock wise).	0 = No rotation 1 = Rotate 90° anti-clock wise
<b>Reserved</b> Bit 7–6	<b>Reserved</b>	
<b>ENDIAN</b>	<b>Endian</b> - This bit indicates the endianness of the data	0 = Little Endian (send out LSB)

Bit 5	that send in from the MIPI interface	first) 1 = Big Endian (send out MSB first)
<b>WRAP</b> Bit 4	<b>Wrap</b> - This bit indicates excess video data that come in from MIPI interface.	0 = Excess video data will be discarded. 1 = Excess video data will be wrapped to the beginning of the defined memory starting address (DCS command <b>Start Page Address &amp; Start Column Address</b> ).
<b>Reserved</b> Bit 3	<b>Reserved</b>	
<b>VBP</b> Bit 2	<b>Video Bypass</b> - This bit enable/disable the video input path.	0 = Disabled 1 = Enabled
<b>TE_SEL</b> Bit 1	<b>Tear Select</b> - This bit select the tear signal is generated from data fetching unit or display interface unit.	0 = Tear signal from data fetching unit 1 = Tear signal from display interface unit
<b>TEP</b> Bit 0	<b>Tear Polarity</b> - This bit specify the polarity of vtc <sub>m</sub> _rgb_te signal.	0 = Active high 1 = Active low

## VTM Pixel Clock Frequency Ratio Register

Offset Address

VTM\_PCFRR

VTM Pixel Clock Frequency Ratio Register

0x0010

BIT	31	30	29	28	27	26	25	24
NAME								
TYPE	RO	RO	RO	RO	RO	RO	RO	RO
RESET	0	0	0	0	0	0	0	0
BIT	23	22	21	20	19	18	17	16
NAME	PCLKDEN[7:0]							
TYPE	RW							
RESET	0x1							
BIT	15	14	13	12	11	10	9	8
NAME								
TYPE	RO	RO	RO	RO	RO	RO	RO	RO
RESET	0	0	0	0	0	0	0	0
BIT	7	6	5	4	3	2	1	0
NAME	PCLKNUM[6:0]							
TYPE	RO	RW						
RESET	0	0x1						

Table 7-6: VTM Pixel Clock Frequency Ratio Register Description

Name	Description	Setting
<b>Reserved</b> Bit 31-24	<b>Reserved</b>	
<b>PCLKDEN</b> Bit 23-16	<b>Pixel Clock Divider Denominator</b> – This is the denominator of the clock divider for Pixel Clock.	The minimum value of this field is 0x1.
<b>Reserved</b> Bit 15-7	<b>Reserved</b>	
<b>PCLKNUM</b> Bit 6-0	<b>Pixel Clock Divider Numerator</b> – This is the numerator of the clock divider for Pixel Clock.	The minimum value of this field is 0x1.

### Note:

Pixel clock frequency = System clock frequency x divider ratio

Divider ratio = PCLKNUM / PCLKDEN

## VTCM Horizontal Display Configuration Register

Offset Address

VTCM\_HDCFGR

VTCM Display Horizontal Configuration Register

0x0014

BIT	31	30	29	28	27	26	25	24
NAME	HT[12:8]							
TYPE	RO	RO	RO	RW	RW	RW	RW	RW
RESET	0	0	0	0	0	1	0	0
BIT	23	22	21	20	19	18	17	16
NAME	HT[7:0]							
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	1	0	1	0	0	1	0	0
BIT	15	14	13	12	11	10	9	8
NAME	HDPS[12:8]							
TYPE	RO	RO	RO	RW	RW	RW	RW	RW
RESET	0	0	0	0	0	0	0	0
BIT	7	6	5	4	3	2	1	0
NAME	HDPS[7:0]							
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	0	0	1	1	0	1	1	0

Table 7-7: VTCM Display Horizontal Configuration Register Description

Name	Description	Setting
<b>Reserved</b> Bit 31–29	<b>Reserved</b>	
<b>HT</b> Bit 28-16	<b>Horizontal Total</b> – These bits define the Horizontal Total period. The Horizontal Total is the sum of the Horizontal Display period and the Horizontal Non-Display period.	The value of Horizontal Total (in number of pixels)
<b>Reserved</b> Bit 15–13	<b>Reserved</b>	
<b>HDPS</b> Bit 12-0	<b>Horizontal Display Period Start</b> – These bits define the start position of Horizontal Display Period. When <b>VBP</b> (Video Bypass bit of VTCM Control Register) is set, these bits are mean to set the minimum horizontal back porch.	When <b>VBP</b> = 0 – Start position in 1 pixel resolution. Minimum setting is 8 and need to be in even number. When <b>VBP</b> = 1 – Setting of minimum horizontal back porch.

## VTCM Vertical Display Configuration Register

Offset Address

VTCM\_VDCFGR

VTCM Vertical Display Configuration Register

0x0018

BIT	31	30	29	28	27	26	25	24
NAME	VT[12:8]							
TYPE	RO	RO	RO	RW	RW	RW	RW	RW
RESET	0	0	0	0	1	0	0	0
BIT	23	22	21	20	19	18	17	16
NAME	VT[7:0]							
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	0	1	0	0	0	0	0	0
BIT	15	14	13	12	11	10	9	8
NAME	VDPS[12:8]							
TYPE	RO	RO	RO	RW	RW	RW	RW	RW
RESET	0	0	0	0	0	0	0	0
BIT	7	6	5	4	3	2	1	0
NAME	VDPS[7:0]							
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	0	1	1	0	0	0	0	0

Table 7-8: VTCM Vertical Display Configuration Register Description

Name	Description	Setting
<b>Reserved</b> Bit 31–29	<b>Reserved</b>	
<b>VT</b> Bit 28-16	<b>Vertical Total</b> – These bits define the Vertical Total period, in 1 line resolution. The Vertical Total is the sum of the Vertical Display Period and the Vertical Non-Display Period.	The value of Vertical Total (in number of lines).
<b>Reserved</b> Bit 15–13	<b>Reserved</b>	
<b>VDPS</b> Bit 12-0	<b>Vertical Display Period Start</b> – These bits define the start position of Vertical Display Period.	Position in 1 line resolution. Minimum setting is 10.

## VTCM Memory Size Register

Offset Address

VTCM\_MSZR

VTCM Memory Size Register

0x001C

BIT	31	30	29	28	27	26	25	24
NAME	MHEIGHT[12:8]							
TYPE	RO	RO	RO	RW	RW	RW	RW	RW
RESET	0	0	0	0	0	1	1	1
BIT	23	22	21	20	19	18	17	16
NAME	MHEIGHT[7:0]							
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	1	0	0	0	0	0	0	0
BIT	15	14	13	12	11	10	9	8
NAME	MWIDTH[12:8]							
TYPE	RO	RO	RO	RW	RW	RW	RW	RW
RESET	0	0	0	0	0	1	0	0
BIT	7	6	5	4	3	2	1	0
NAME	MWIDTH[7:0]							
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	0	0	1	1	1	0	0	0

Table 7-9: VTCM Memory Size Register Description

Name	Description	Setting
<b>Reserved</b> Bit 31–29	<b>Reserved</b>	
<b>MHEIGHT</b> Bit 28-16	<b>Memory Height</b> – These bits specify the Memory Vertical Display period, in 1 line resolutions. The Vertical Display period should be less than the Vertical Total to allow for a sufficient Vertical Non-Display period. The height refers to the height of the window before rotation.	Vertical Display Period (in number of lines)
<b>Reserved</b> Bit 15–13	<b>Reserved</b>	
<b>MWIDTH</b> Bit 12-0	<b>Memory Width</b> – These bits specify the Memory Horizontal Display period, in 1 pixel resolution. The Horizontal Display period should be less than the Horizontal Total to allow for a sufficient Horizontal Non-Display period. The width refers to the width of the window before rotation.	Horizontal Display Period (in number of pixels)

Note: These are the setting after the down scale.

## VTCM Display Size Register

Offset Address

VTCM\_DSZR

VTCM Display Size Register

0x0020

BIT	31	30	29	28	27	26	25	24
NAME	<b>DHEIGHT[12:8]</b>							
TYPE	RO	RO	RO	RW	RW	RW	RW	RW
RESET	0	0	0	0	0	1	1	1
BIT	23	22	21	20	19	18	17	16
NAME	<b>DHEIGHT[7:0]</b>							
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	1	0	0	0	0	0	0	0
BIT	15	14	13	12	11	10	9	8
NAME	<b>DWIDTH[15:8]</b>							
TYPE	RO	RO	RO	RW	RW	RW	RW	RW
RESET	0	0	0	0	0	1	0	0
BIT	7	6	5	4	3	2	1	0
NAME	<b>DWIDTH[7:0]</b>							
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	0	0	1	1	1	0	0	0

Table 7-10: VTCM Display Size Register Description

Name	Description	Setting
<b>Reserved</b> Bit 31–29	<b>Reserved</b>	
<b>DHEIGHT</b> Bit 28-16	<b>Display Height</b> – These bits specify the Vertical Display period, in 1 line resolutions. The Vertical Display period should be less than the Vertical Total to allow for a sufficient Vertical Non-Display period. The height refers to the height of the window after rotation.	Vertical Display Period (in number of lines)
<b>Reserved</b> Bit 15–13	<b>Reserved</b>	
<b>DWIDTH</b> Bit 12-0	<b>Display Width</b> – These bits specify the Horizontal Display period, in 1 pixel resolution. The Horizontal Display period should be less than the Horizontal Total to allow for a sufficient Horizontal Non-Display period. The width refers to the width of the window after rotation.	Horizontal Display Period (in number of pixels)

Note: These are the setting after the down scale and before the up scale.

## VTCM Panel Size Register

Offset Address

VTCM\_PSZR

VTCM Panel Size Register

0x0024

BIT	31	30	29	28	27	26	25	24
NAME	PHEIGHT[12:8]							
TYPE	RO	RO	RO	RW	RW	RW	RW	RW
RESET	0	0	0	0	0	1	1	1
BIT	23	22	21	20	19	18	17	16
NAME	PHEIGHT[7:0]							
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	1	0	0	0	0	0	0	0
BIT	15	14	13	12	11	10	9	8
NAME	PWIDTH[12:8]							
TYPE	RO	RO	RO	RW	RW	RW	RW	RW
RESET	0	0	0	0	0	1	0	0
BIT	7	6	5	4	3	2	1	0
NAME	PWIDTH[7:0]							
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	0	0	1	1	1	0	0	0

Table 7-11: VTCM Panel Size Register Description

Name	Description	Setting
<b>Reserved</b> Bit 31–29	<b>Reserved</b>	
<b>PHEIGHT</b> Bit 28-16	<b>Panel Height</b> – These bits specify the Panel Vertical Display period, in 1 line resolutions. The Vertical Display period should be less than the Vertical Total to allow for a sufficient Vertical Non-Display period. The height refers to the height of the window after rotation.	Vertical Display Period (in number of lines)
<b>Reserved</b> Bit 15–13	<b>Reserved</b>	
<b>PWIDTH</b> Bit 12-0	<b>Panel Width</b> – These bits specify the Panel Horizontal Display period, in 1 pixel resolution. The Horizontal Display period should be less than the Horizontal Total to allow for a sufficient Horizontal Non-Display period. The width refers to the width of the window after rotation.	Horizontal Display Period (in number of pixels)

Note: These are the setting after the down scale and up scale.

## VTM Idle Frame & URAM Configuration Register

Offset Address

VTM\_IFNURCFGR

VTM Idle Frame & URAM Configuration Register

0x0028

BIT	31	30	29	28	27	26	25	24
NAME	TMWLSA[3:0]				TMSA2CS[3:0]			
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	0	0	0	1	0	0	0	1
BIT	23	22	21	20	19	18	17	16
NAME	TMPSCS[3:0]				TMCS2PR[3:0]			
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	0	0	0	1	0	0	0	1
BIT	15	14	13	12	11	10	9	8
NAME			FORCE_R AM_CENB	FORCE_R AM_CLK			TMEQ2WL	BYPASS
TYPE	RO	RO	RW	RW	RO	RO	RW	RW
RESET	0	0	0	0	0	0	0	0
BIT	7	6	5	4	3	2	1	0
NAME						IDLE_MOD E	IDLE_PIXE L_SEL	IDLE_FRA ME_EN
TYPE	RO	RO	RO	RO	RO	RW	RW	RW
RESET	0	0	0	0	0	0	0	0

Table 7-12: VTCM Idle Frame & URAM Configuration Register Description

Name	Description	Setting
<b>TMWLSA</b> Bit 31–28	<b>TMWLSA</b> – Wordline to FSA enable delay. Only and exactly 1 bit is set to 1, and the default setting is h'1.	
<b>TMSA2CS</b> Bit 27-24	<b>TMSA2CS</b> – FSA enable to CSL delay. Only and exactly 1 bit is set to 1, and default setting is h'1.	
<b>TMPSCS</b> Bit 23-20	<b>TMPSCS</b> – CSL pulse delay. Only and exactly 1 bit is set to 1, and the default setting is h'1.	
<b>TMCS2PR</b> Bit 19-16	<b>TMCS2PR</b> – CSL to wordline precharge delay. Only and exactly 1 bit is set to 1, and default setting is h'1.	
<b>Reserved</b> Bit 15–14	<b>Reserved</b>	
<b>FORCE_RAM_CENB</b> Bit 13	<b>Force RAM CENB</b> – This bit enable the forcing of URAM chip enable. If this bit is set to 1, then the URAM chip enable will always assert.	
<b>FORCE_RAM_CLK</b> Bit 12	<b>Force RAM CLK</b> – This bit enable the forcing of URAM clock enable. If this bit is set to 1, then the URAM clock will always on.	
<b>Reserved</b> Bit 11–10	<b>Reserved</b>	
<b>TMEQ2WL</b> Bit-9	<b>TMEQ2WL</b> – Equalize falling to wordline rising delay. The default setting is logic 0.	
<b>BYPASS</b> Bit-8	<b>BYPASS</b> – ECC Off control Signal.	
<b>Reserved</b>	<b>Reserved</b>	

Bit 7-3		
<b>IDLE_MODE</b> Bit 2	<b>IDLE Mode</b> - This bit select the idle mode.	0 = Black/White frame will be output back to back. 1 = Black/White frame will be output one frame follow by 2 frame from frame buffer and then follow by one more black/white frame.
<b>IDLE_PIXEL_SEL</b> Bit 1	<b>Idle Pixel Select</b> – This bit select the pixel to display when there is no video data update from the application processor for period specified in <b>Idle Period</b> .	0 = Select output pixels during idle frame to be 0x000000. 1 = Select output pixels during idle frame to be 0xfffff
<b>IDLE_FRAM E_EN</b> Bit 0	<b>Idle Frame Enable</b> – This bit enable the idle frame feature.	0 = Idle frame detection disable 1 = Idle frame detection enable

## VTM Idle Frame Count Register

Offset Address

VTM\_IFCNTR

VTM Idle Frame Count Register

0x002C

BIT	31	30	29	28	27	26	25	24
NAME								
TYPE	RO	RO	RO	RO	RO	RO	RO	RO
RESET	0	0	0	0	0	0	0	0
BIT	23	22	21	20	19	18	17	16
NAME								
TYPE	RO	RO	RO	RO	RO	RO	RO	RO
RESET	0	0	0	0	0	0	0	0
BIT	15	14	13	12	11	10	9	8
NAME	IDLE_PERIOD[15:8]							
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	0	0	0	0	0	0	0	0
BIT	7	6	5	4	3	2	1	0
NAME	IDLE_PERIOD[7:0]							
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	0	0	0	0	0	0	0	0

Table 7-13: VTM Idle Frame Count Register Description

Name	Description	Setting
<b>Reserved</b> Bit 31-16	<b>Reserved</b>	
<b>IDLE_PERIOD</b> Bit 15-0	<b>Idle Period</b> – These bits define the number of frame that will be consider a continuous idle period (no DCS write_memory_start or write_memory_continue is receive from the application processor). These bits setting will start a down-counter, in anytime if there is any DCS write_memory_start or write_memory_continue command received, the down-counter will be restart from <b>Idle Period</b> . If the down-counter continues to count to zero, then an idle frame with <b>Idle Pixel Select</b> will be sent out, and the process continues.	

# VTCM URAM Control Register

Offset Address

VTCM\_UCTRLR

VTCM URAM Control Register

0x0030

BIT	31	30	29	28	27	26	25	24
NAME								
TYPE	RO	RO	RO	RO	RO	RO	RO	RO
RESET	0	0	0	0	0	0	0	0
BIT	23	22	21	20	19	18	17	16
NAME								
TYPE	RO	RO	RO	RO	RO	RO	RO	RO
RESET	0	0	0	0	0	0	0	0
BIT	15	14	13	12	11	10	9	8
NAME	REF_PERIOD[15:8]							
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	0	0	0	0	0	0	0	0
BIT	7	6	5	4	3	2	1	0
NAME	REF_PERIOD[7:0]							
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	0	0	0	0	1	0	0	0

Table 7-14: VTCM URAM Control Register Description

Name	Description	Setting
<b>Reserved</b> Bit 31-16	<b>Reserved</b>	
<b>REF_PERIOD</b> Bit 15-0	<b>Refresh Period</b> – These bits define the refresh period of the URAM (period is refer to sysclk divide by 4, and the refresh period should be set to maximum of 1us).	

## VTCM Panel Offset Start Register

Offset Address

VTCM\_POSR

VTCM Panel Offset Start Register

0x0034

BIT	31	30	29	28	27	26	25	24
NAME	PHEIGHT_OFF_START[12:8]							
TYPE	RO	RO	RO	RW	RW	RW	RW	RW
RESET	0	0	0	0	0	0	0	0
BIT	23	22	21	20	19	18	17	16
NAME	PHEIGHT_OFF_START[7:0]							
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	0	0	0	0	0	0	0	0
BIT	15	14	13	12	11	10	9	8
NAME	PWIDTH_OFF_START[12:8]							
TYPE	RO	RO	RO	RW	RW	RW	RW	RW
RESET	0	0	0	0	0	0	0	0
BIT	7	6	5	4	3	2	1	0
NAME	PWIDTH_OFF_START[7:0]							
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	0	0	0	0	0	0	0	0

Table 7-15: VTCM Panel Offset Start Register Description

Name	Description	Setting
<b>Reserved</b> Bit 31–29	<b>Reserved</b>	
<b>PHEIGHT_OFF_START</b> Bit 28-16	<b>Panel Height Offset Start</b> – These bits specify the panel height offset start, in 1 line resolutions.	
<b>Reserved</b> Bit 15–13	<b>Reserved</b>	
<b>PWIDTH_OFF_F_START</b> Bit 15-0	<b>Panel Width Offset Start</b> – These bits specify the panel width offset start, in 1 pixel resolution.	

## VTCM Panel Offset End Register

Offset Address

VTCM\_POER

VTCM Panel Offset End Register

0x0038

BIT	31	30	29	28	27	26	25	24
NAME	PHEIGHT_OFF_END[12:8]							
TYPE	RO	RO	RO	RW	RW	RW	RW	RW
RESET	0	0	0	0	0	1	1	1
BIT	23	22	21	20	19	18	17	16
NAME	PHEIGHT_OFF_END[7:0]							
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	1	0	0	0	0	0	0	0
BIT	15	14	13	12	11	10	9	8
NAME	PWIDTH_OFF_END[12:8]							
TYPE	RO	RO	RO	RW	RW	RW	RW	RW
RESET	0	0	0	0	0	1	0	0
BIT	7	6	5	4	3	2	1	0
NAME	PWIDTH_OFF_END[7:0]							
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	0	0	1	1	1	0	0	0

Table 7-16: VTCM Panel Offset End Register Description

Name	Description	Setting
<b>Reserved</b> Bit 31–29	<b>Reserved</b>	
<b>PHEIGHT_O FF_END</b> Bit 28-16	<b>Panel Height Offset End</b> – These bits specify the panel height offset end, in 1 line resolutions.	
<b>Reserved</b> Bit 15–13	<b>Reserved</b>	
<b>PWIDTH_OF F_END</b> Bit 12-0	<b>Panel Width Offset End</b> – These bits specify the panel width offset end, in 1 pixel resolution.	

## VTCM Image Size Register

Offset Address

VTCM\_ISZR

VTCM Image Size Register

0x003C

BIT	31	30	29	28	27	26	25	24
NAME	<b>IHEIGHT[12:8]</b>							
TYPE	RO	RO	RO	RW	RW	RW	RW	RW
RESET	0	0	0	0	0	1	1	1
BIT	23	22	21	20	19	18	17	16
NAME	<b>IHEIGHT[7:0]</b>							
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	1	0	0	0	0	0	0	0
BIT	15	14	13	12	11	10	9	8
NAME	<b>IWIDTH[12:8]</b>							
TYPE	RO	RO	RO	RW	RW	RW	RW	RW
RESET	0	0	0	0	0	1	0	0
BIT	7	6	5	4	3	2	1	0
NAME	<b>IWIDTH[7:0]</b>							
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	0	0	1	1	1	0	0	0

Table 7-17: VTCM Image Size Register Description

Name	Description	Setting
<b>Reserved</b> Bit 31–29	<b>Reserved</b>	
<b>IHEIGHT</b> Bit 28-16	<b>Image Height</b> – These bits specify the Image Vertical Display period, in 1 line resolutions.	(in number of lines)
<b>Reserved</b> Bit 15–13	<b>Reserved</b>	
<b>IWIDTH</b> Bit 12-0	<b>Image Width</b> – These bits specify the Image Horizontal Display period, in 1 pixel resolution.	(in number of pixels)

## VTCM Vertical Scaler Control 1 Register

Offset Address

VTCM\_VSCTRL1R

VTCM Vertical Scaler Control 1 Register

0x0040

BIT	31	30	29	28	27	26	25	24
NAME								
TYPE	RO	RO	RO	RO	RO	RO	RO	RO
RESET	0	0	0	0	0	0	0	0
BIT	23	22	21	20	19	18	17	16
NAME				SSF[4:0]				
TYPE	RO	RO	RO	RW				
RESET	0	0	0	0x0				
BIT	15	14	13	12	11	10	9	8
NAME	SSS[11:4]							
TYPE	RW							
RESET	0							
BIT	7	6	5	4	3	2	1	0
NAME	SSS[3:0]						VALIGN	EN
TYPE	RW				RO	RO	RW	RW
RESET	0				0	0	0	0

Table 7-18: VTCM Vertical Scaler Control 1 Register Description

Name	Description	Setting
<b>Reserved</b> Bit 31-21	<b>Reserved</b>	
<b>SSF</b> Bit 20-16	<b>Step Size Fullpel</b> – These bits specify the full pel step size of vertical scaling operation.	
<b>SSS</b> Bit 15-4	<b>Step Size Subpel</b> – These bits specify the subpel step size of vertical scaling operation.	
<b>Reserved</b> Bit 3-2	<b>Reserved</b>	
<b>VALIGN</b> Bit 1	<b>Vertical Alignment</b> – This bit specifies the alignment of vertical scaling operation.	
<b>EN</b> Bit 0	<b>Enable</b> – This bit enable/disable the vertical scaling operation.	0 = Disabled 1 = Enabled

## VTCM Vertical Scaler Control 2 Register

Offset Address

VTCM\_VSCTRL2R

VTCM Vertical Scaler Control 2 Register

0x0044

BIT	31	30	29	28	27	26	25	24
NAME								
TYPE	RO	RO	RO	RO	RO	RO	RO	RO
RESET	0	0	0	0	0	0	0	0
BIT	23	22	21	20	19	18	17	16
NAME								
TYPE	RO	RO	RO	RO	RO	RO	RO	RO
RESET	0	0	0	0	0	0	0	0
BIT	15	14	13	12	11	10	9	8
NAME					SS[11:8]			
TYPE	RO	RO	RO	RO	RW			
RESET	0	0	0	0	0x0			
BIT	7	6	5	4	3	2	1	0
NAME	SS[7:0]							
TYPE	RW							
RESET	0x0							

Table 7-19: VTCM Vertical Scaler Control 2 Register Description

Name	Description	Setting
<b>Reserved</b> Bit 31-12	<b>Reserved</b>	
<b>SS</b> Bit 11-0	<b>Step Start</b> – These bits specify the step start position of vertical scaling operation	

## VTCM Vertical Scaler Low Register <N>

VTCM\_VSLR<N>

VTCM Vertical Scaler Low Register <N>

Offset Address

0x0048 + 8\*<N>

( N = 0 – 4 )

BIT	31	30	29	28	27	26	25	24
NAME	C1[9:8]							
TYPE	RO	RO	RO	RO	RO	RO	RW	RW
RESET	0	0	0	0	0	0	0	0
BIT	23	22	21	20	19	18	17	16
NAME	C1[7:0]							
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	0	0	0	0	0	0	0	0
BIT	15	14	13	12	11	10	9	8
NAME	C0[9:8]							
TYPE	RO	RO	RO	RO	RO	RO	RW	RW
RESET	0	0	0	0	0	0	0	0
BIT	7	6	5	4	3	2	1	0
NAME	C0[7:0]							
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	0	0	0	0	0	0	0	0

Table 7-20: VTCM Vertical Scaler Low Register <N> Description

Name	Description	Setting
<b>Reserved</b> Bit 31-26	<b>Reserved</b>	
<b>C1</b> Bit 25-16	<b>C1</b> – These bits specify the coefficient C1 of vertical scaling operation.	-512 to 511
<b>Reserved</b> Bit 15-10	<b>Reserved</b>	
<b>C0</b> Bit 9-0	<b>C0</b> – These bits specify the coefficient C0 of vertical scaling operation.	-512 to 511

## VTCM Vertical Scaler High Register <N>

VTCM\_VSHR<N>

VTCM Vertical Scaler High Register <N>

Offset Address

0x004C + 8\* <N>

( N = 0 – 4 )

BIT	31	30	29	28	27	26	25	24
NAME	C3[9:8]							
TYPE	RO	RO	RO	RO	RO	RO	RW	RW
RESET	0	0	0	0	0	0	0	0
BIT	23	22	21	20	19	18	17	16
NAME	C3[7:0]							
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	0	0	0	0	0	0	0	0
BIT	15	14	13	12	11	10	9	8
NAME	C2[9:8]							
TYPE	RO	RO	RO	RO	RO	RO	RW	RW
RESET	0	0	0	0	0	0	0	0
BIT	7	6	5	4	3	2	1	0
NAME	C2[7:0]							
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	0	0	0	0	0	0	0	0

Table 7-21: VTCM Vertical Scaler High Register <N> Description

Name	Description	Setting
<b>Reserved</b> Bit 31-26	<b>Reserved</b>	
<b>C3</b> Bit 25-16	<b>C3</b> – These bits specify the coefficient C3 of vertical scaling operation.	-512 to 511
<b>Reserved</b> Bit 15-10	<b>Reserved</b>	
<b>C2</b> Bit 9-0	<b>C2</b> – These bits specify the coefficient C2 of vertical scaling operation.	-512 to 511

## VTCM Horizontal Scaler Control 1 Register

Offset Address

VTCM\_HSCTRL1R

VTCM Horizontal Scaler Control 1 Register

0x0070

BIT	31	30	29	28	27	26	25	24
NAME								
TYPE	RO	RO	RO	RO	RO	RO	RO	RO
RESET	0	0	0	0	0	0	0	0
BIT	23	22	21	20	19	18	17	16
NAME					SSF[3:0]			
TYPE	RO	RO	RO	RO	RW			
RESET	0	0	0	0	0x0			
BIT	15	14	13	12	11	10	9	8
NAME	SSS[11:4]							
TYPE	RW							
RESET	0							
BIT	7	6	5	4	3	2	1	0
NAME	SSS[3:0]						HALIGN	EN
TYPE	RW				RO	RO	RW	RW
RESET	0				0	0	0	0

Table 7-22: VTCM Horizontal Scaler Control 1 Register Description

Name	Description	Setting
<b>Reserved</b> Bit 31-20	<b>Reserved</b>	
<b>SSF</b> Bit 19-16	<b>Step Size Fullpel</b> – These bits specify the full pel step size of horizontal scaling operation.	
<b>SSS</b> Bit 15-4	<b>Step Size Subpel</b> – These bits specify the subpel step size of horizontal scaling operation.	
<b>Reserved</b> Bit 3-2	<b>Reserved</b>	
<b>VALIGN</b> Bit 1	<b>Horizontal Alignment</b> – This bit specifies the alignment of horizontal scaling operation.	
<b>EN</b> Bit 0	<b>Enable</b> – This bit enable/disable the horizontal scaling operation.	0 = Disabled 1 = Enabled

## VTCM Horizontal Scaler Control 2 Register

VTCM_HCTRL2R		VTCM Horizontal Scaler Control 2 Register							Offset Address
									0x0074
BIT	31	30	29	28	27	26	25	24	
NAME									
TYPE	RO	RO	RO	RO	RO	RO	RO	RO	
RESET	0	0	0	0	0	0	0	0	
BIT	23	22	21	20	19	18	17	16	
NAME									
TYPE	RO	RO	RO	RO	RO	RO	RO	RO	
RESET	0	0	0	0	0	0	0	0	
BIT	15	14	13	12	11	10	9	8	
NAME					SS[11:8]				
TYPE	RO	RO	RO	RO	RW				
RESET	0	0	0	0	0x0				
BIT	7	6	5	4	3	2	1	0	
NAME	SS[7:0]								
TYPE	RW								
RESET	0x0								

**Table 7-23: VTCM Horizontal Scaler Control 2 Register Description**

Name	Description	Setting
<b>Reserved</b> Bit 31-12	<b>Reserved</b>	
<b>SS</b> Bit 11-0	<b>Step Start</b> – These bits specify the step start position of horizontal scaling operation	

## VTCM Horizontal Scaler Low Register <N>

VTCM\_HSLR<N>

VTCM Horizontal Scaler Low Register <N>

Offset Address

0x0078 + 8\* <N>

( N = 0 – 4 )

BIT	31	30	29	28	27	26	25	24
NAME	C1[9:8]							
TYPE	RO	RO	RO	RO	RO	RO	RW	RW
RESET	0	0	0	0	0	0	0	0
BIT	23	22	21	20	19	18	17	16
NAME	C1[7:0]							
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	0	0	0	0	0	0	0	0
BIT	15	14	13	12	11	10	9	8
NAME	C0[9:8]							
TYPE	RO	RO	RO	RO	RO	RO	RW	RW
RESET	0	0	0	0	0	0	0	0
BIT	7	6	5	4	3	2	1	0
NAME	C0[7:0]							
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	0	0	0	0	0	0	0	0

Table 7-24: VTCM Horizontal Scaler Low Register <N> Description

Name	Description	Setting
<b>Reserved</b> Bit 31-26	<b>Reserved</b>	
<b>C1</b> Bit 25-16	<b>C1</b> – These bits specify the coefficient C1 of horizontal scaling operation.	-512 to 511
<b>Reserved</b> Bit 15-10	<b>Reserved</b>	
<b>C0</b> Bit 9-0	<b>C0</b> – These bits specify the coefficient C0 of horizontal scaling operation.	-512 to 511

## VTCM Horizontal Scaler High Register <N>

VTCM\_HSHR<N>

VTCM Horizontal Scaler High Register <N>

Offset Address

0x007C + 8\*<N>

( N = 0 – 4 )

BIT	31	30	29	28	27	26	25	24
NAME	C3[9:8]							
TYPE	RO	RO	RO	RO	RO	RO	RW	RW
RESET	0	0	0	0	0	0	0	0
BIT	23	22	21	20	19	18	17	16
NAME	C3[7:0]							
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	0	0	0	0	0	0	0	0
BIT	15	14	13	12	11	10	9	8
NAME	C2[9:8]							
TYPE	RO	RO	RO	RO	RO	RO	RW	RW
RESET	0	0	0	0	0	0	0	0
BIT	7	6	5	4	3	2	1	0
NAME	C2[7:0]							
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	0	0	0	0	0	0	0	0

Table 7-25: VTCM Horizontal Scaler High Register <N> Description

Name	Description	Setting
<b>Reserved</b> Bit 31-26	<b>Reserved</b>	
<b>C3</b> Bit 25-16	<b>C3</b> – These bits specify the coefficient C3 of horizontal scaling operation.	-512 to 511
<b>Reserved</b> Bit 15-10	<b>Reserved</b>	
<b>C2</b> Bit 9-0	<b>C2</b> – These bits specify the coefficient C2 of horizontal scaling operation.	-512 to 511

## VTCM Qualcomm FBC Control Register

Offset Address

VTCM\_QFBCCTRLR

VTCM Qualcomm FBC Control Register

0x00A0

BIT	31	30	29	28	27	26	25	24
NAME							NON_INT_BIAS[9:8]	
TYPE	RO	RO	RO	RO	RO	RO	RW	RW
RESET	0	0	0	0	0	0	0	0
BIT	23	22	21	20	19	18	17	16
NAME	NON_INT_BIAS[7:0]							
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	0	0	0	0	0	0	0	0
BIT	15	14	13	12	11	10	9	8
NAME	OPMODE	PADDING	OPMODE1_CUT		ENC_SWAP	BIT_SWAP	SUBPIX_SWAP	PIX_SWAP
TYPE	RW	RW	RW	RO	RW	RW	RW	RW
RESET	0	1	0	0	0	0	0	1
BIT	7	6	5	4	3	2	1	0
NAME	DEC_MODE[1:0]		COM_MODE[1:0]					FBC_ENABLE
TYPE	RW	RW	RW	RW	RO	RO	RO	RW
RESET	0	1	0	1	0	0	0	1

Table 7-26: VTCM Qualcomm FBC Control Register Description

Name	Description	Setting
<b>Reserved</b> Bit 31–26	<b>Reserved</b>	
<b>NON_INT_BIAS</b> Bit 25-16	<b>Non Interleave Bias</b> – These bits will affect the decision of interleave/progressive mode of the encoder. The larger the value, the more likely for the encoder to choose the progressive mode.	
<b>OPMODE</b> Bit 15	<b>Operation Mode</b> – This bit selects the encoder operation mode.	0 = Both lossless & lossy 1 = Lossless only
<b>PADDING</b> Bit 14	<b>Padding</b> – This bit enabled the padding function of the encoder.	0 = disable 1 = enable
<b>OPMODE1_CUT</b> Bit 13	<b>Operation Mode 1 Cut</b> – This bit is only applicable if <b>OPMODE</b> is 1. If <b>OPMODE</b> is 1: the output bitstream will not exceed the <b>TARGET_SIZE</b> . If <b>OPMODE</b> is 0: encoder will output all the bitstream regardless of the <b>TARGET_SIZE</b> .	
<b>Reserved</b> Bit 12	<b>Reserved</b>	
<b>ENC_SWAP</b> Bit 11	<b>Encoder Swap</b> – This bit specify whether to enable the swap for compressor.	0 = no swap 1 = swap
<b>BIT_SWAP</b> Bit 10	<b>Bit Swap</b> – This bit specify whether to swap the de-compressor input bit order of the sub-pixel.	0 = no swap 1 = swap
<b>SUBPIX_SWAP</b> Bit 9	<b>Sub-pixel Swap</b> – This bit specify whether to swap the de-compressor input sub-pixel order of the pixel.	0 = no swap 1 = swap

<b>PIX_SWAP</b> Bit 10	<b>Pixel Swap</b> – This bit specify whether to swap the de-compressor input pixel order of the double pixel order.	0 = no swap 1 = swap
<b>DEC_MODE</b> Bit 7-6	<b>De-compressor Mode</b> – These bits select the de-compressor use for read data from frame buffer.	00 = Bypass de-compressor 01 = SSL de-compressor select. 10 = Qualcomm de-compressor select. 11 = Select the following de-compression algorithm. Read (24 bits to 48 bits): output the MSB of the pixels with the RAM contents, LSB of the pixels could be zeros, or padding MSB bit {4{B[23]}}, {4{B[15]}}, {4{B[7]}}.
<b>COM_MODE</b> Bit 5-4	<b>Compressor Mode</b> – These bits select the compressor use for write data to frame buffer.	00 = Bypass compressor 01 = SSL compressor select. 10 = Qualcomm compressor select. 11 = Select the following compression algorithm. Write (48 bits to 24 bits) : write MSB of the pixels: B[23:20],B[15:12],B[7:4], into the RAM
<b>Reserved</b> Bit 3-1	<b>Reserved</b>	
<b>FBC_ENABLER</b> Bit 0	<b>FBC Enable</b> – This bit enable FBC.	0 = Disabled 1 = Enabled

## VTCM Qualcomm FBC Size Register

Offset Address

VTCM\_QFBCSZR

VTCM Qualcomm FBC Size Register

0x00A4

BIT	31	30	29	28	27	26	25	24
NAME	HEIGHT[12:8]							
TYPE	RO	RO	RO	RW	RW	RW	RW	RW
RESET	0	0	0	0	0	1	1	1
BIT	23	22	21	20	19	18	17	16
NAME	HEIGHT[7:0]							
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	1	0	0	0	0	0	0	0
BIT	15	14	13	12	11	10	9	8
NAME	WIDTH[12:8]							
TYPE	RO	RO	RO	RW	RW	RW	RW	RW
RESET	0	0	0	0	0	1	0	0
BIT	7	6	5	4	3	2	1	0
NAME	WIDTH[7:0]							
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	0	0	1	1	1	0	0	0

Table 7-27: VTCM Qualcomm FBC Size Register Description

Name	Description	Setting
<b>Reserved</b> Bit 31–29	<b>Reserved</b>	
<b>HEIGHT</b> Bit 28-16	<b>Height</b> – These bits set the frame height.	0–8192
<b>Reserved</b> Bit 15–13	<b>Reserved</b>	
<b>WIDTH</b> Bit 12-0	<b>Width</b> – These bits set the frame width.	0–8192

## VTCM Qualcomm FBC Configuration Register

Offset Address

VTCM\_QFBCCFGR

VTCM Qualcomm FBC Configuration Register

0x00A8

BIT	31	30	29	28	27	26	25	24
NAME	<b>PATTERN_ENABLE</b>	<b>BFLC_ENABLE</b>		<b>OWIDTH[12:8]</b>				
TYPE	RW	RW	RO	RW	RW	RW	RW	RW
RESET	1	1	0	0	0	0	1	0
BIT	23	22	21	20	19	18	17	16
NAME	<b>OWIDTH[7:0]</b>							
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	0	0	0	1	1	1	0	0
BIT	15	14	13	12	11	10	9	8
NAME	<b>LOSSY_RGB_THD[3:0]</b>				<b>EXTRA_BUDGET_LEVEL[3:0]</b>			
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	0	1	0	0	0	1	0	1
BIT	7	6	5	4	3	2	1	0
NAME		<b>LOSSY_Y_MODE_INDEX[2:0]</b>			<b>TARGET_SIZE[3:0]</b>			
TYPE	RO	RW	RW	RW	RW	RW	RW	RW
RESET	0	0	1	1	0	1	0	0

Table 7-28: VTCM Qualcomm FBC Configuration Register Description

Name	Description	Setting
<b>PATTERN_ENABLE</b> Bit 31	<b>Pattern Enable</b> – This bit enable pattern.	0 = Disabled 1 = Enabled
<b>BFLC_ENABLE</b> Bit 30	<b>BFLC Enable</b> – This bit enable BFLC.	0 = Disabled 1 = Enabled
<b>Reserved</b> Bit 29	<b>Reserved</b>	
<b>OWIDTH</b> Bit 28-16	<b>Output Width</b> – These bits set the output frame width. Output Width should be programmed as follow: if $((\text{ceil}(\text{WIDTH} * (\text{TARGET\_SIZE} + 8) / 24) \% 4) == 0)$ $\text{OWIDTH} = \text{ceil}(\text{WIDTH} * (\text{TARGET\_SIZE} + 8) / 24);$ else $\text{OWIDTH} = \text{ceil}(\text{WIDTH} * (\text{TARGET\_SIZE} + 8) / 24) + 4 - \text{ceil}(\text{WIDTH} * (\text{TARGET\_SIZE} + 8) / 24) \% 4;$  Where $\text{ceil}(n)$ returns the nearest integer value which is larger than $n$ , and $n$ is a float number.	0-8192
<b>LOSSY_RGB_THD</b> Bit 15-12	<b>Lossy RGB Threshold</b> – If chroma block decision is 444 for a block, and number of chroma bits per pixel is less than this register, use RGB space rather than $Y_C_0C_g$ space (set to 0 to disable).	0-6
<b>EXTRA_BUDGET_LEVEL</b> Bit 11-8	<b>Extra Budget Level</b> – Extra budget for early blocks in each line or frame. Increased chance of lossless block at cost of uniformity.	0-9
<b>Reserved</b> Bit 7	<b>Reserved</b>	

<b>LOSSY_MODE_Y_INDEX</b> Bit 6-4	<b>Lossy Mode Y Index</b> – LUT index for lossy_y_bits vector.	0-7
<b>TARGET_SIZE</b> Bit 3-0	<b>Target Size</b> – These bits select the target size.	0 = 8/24 1 = 9/24 ... 10 = 18/24

## VTM Qualcomm FBC Control 2 Register

Offset Address

VTM\_QFBCCTRL2R

VTM Qualcomm FBC Control 2 Register

0x0AC

BIT	31	30	29	28	27	26	25	24
NAME	PER_LINE_EXTRA_BUDGET[11:8]							
TYPE	RO	RO	RO	RO	RW	RW	RW	RW
RESET	0	0	0	0	0	0	0	0
BIT	23	22	21	20	19	18	17	16
NAME	PER_LINE_EXTRA_BUDGET[7:0]							
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	0	0	0	0	0	0	0	0
BIT	15	14	13	12	11	10	9	8
NAME	PER_BLK_BUDGET[7:0]							
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	0	0	0	0	0	0	0	0
BIT	7	6	5	4	3	2	1	0
NAME	YUV_422						VLC_ENABLE	
TYPE	RO	RO	RO	RO	RW	RW	RW	RW
RESET	0	0	0	0	0	1	0	1

Table 7-29: VTCM Qualcomm FBC Control 2 Register Description

Name	Description	Setting
<b>Reserved</b> Bit 31–28	<b>Reserved</b>	
<b>PER_LINE_EXTRA_BUDGET</b> Bit 27-16	<b>Per Line Extra Budget</b> – Additional bit budget or each line (increased chance of lossless blocks at the beginning of the line).	0-2304
<b>PER_BLK_BUDGET</b> Bit 15-8	<b>Per Block Budget</b> – Bit budget for each block.	0-192
<b>Reserved</b> Bit 7–4	<b>Reserved</b>	
<b>YUV_422</b> Bit 3-1	<b>YUV 422</b> – Bias for chroma subsampling.	0-5 0 = favor 444 5 = favor 422
<b>VLC_ENABLE</b> Bit 0	<b>VLC Enable</b> – This bit enable VLC.	0 = Disabled 1 = Enabled

## VTCM Qualcomm FBC Control 3 Register

Offset Address

VTCM\_QFBCCTRL3R

VTCM Qualcomm FBC Control 3 Register

0x00B0

BIT	31	30	29	28	27	26	25	24
NAME							LOSSLESS_MODE_THD [9:8]	
TYPE	RO	RO	RO	RO	RO	RO	RW	RW
RESET	0	0	0	0	0	0	0	0
BIT	23	22	21	20	19	18	17	16
NAME	LOSSLESS_MODE_THD[7:0]							
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	0	0	0	0	0	0	0	0
BIT	15	14	13	12	11	10	9	8
NAME	LOSSY_MODE_THD[7:0]							
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	1	0	0	0	0	0	0	0
BIT	7	6	5	4	3	2	1	0
NAME								CALC_422 QUANT_EN
TYPE	RO	RO	RO	RO	RO	RO	RO	RW
RESET	0	0	0	0	0	0	0	0

Table 7-30: VTCM Qualcomm FBC Control 3 Register Description

Name	Description	Setting
Reserved Bit 31–28	Reserved	
LOSSLESS_MODE_THD Bit 25-16	Lossless Mode Threshold – If the bit budget exceeds this register, then blocks can be encoded in lossless mode, even if the block requires more than MAX_LOSSLESS_BITS_PER_PX bits.	128-1023
LOSSY_MODE_THD Bit 15-8	Lossy Mode Threshold – Maximum bits for a lossless block.	128-192
Reserved Bit 7–1	Reserved	
CALC_422_QUANT_EN Bit 0	Calculate 422 Quantization Enable – Calculate quantization error in addition to interpolation error for making 422/444 chroma decision.	0 = Disabled 1 = Enabled

## VTCM Qualcomm FBC Status Register

Offset Address

VTCM\_QFBCSTSR

VTCM Qualcomm FBC Status Register

0x00B4

BIT	31	30	29	28	27	26	25	24
NAME								
TYPE	RO	RO						
RESET	0	0	0	0	0	0	0	0
BIT	23	22	21	20	19	18	17	16
NAME								
TYPE	RO	RO						
RESET	0	0	0	0	0	0	0	0
BIT	15	14	13	12	11	10	9	8
NAME								
TYPE	RO	RO						
RESET	0	0	0	0	0	0	0	0
BIT	7	6	5	4	3	2	1	0
NAME							DATA_OVR	LOSSY_STATUS
TYPE	RO	RO	RO	RO	RO	RO	RW1C	RW1C
RESET	0	0	0	0	0	0	0	0

Table 7-31: VTCM Qualcomm FBC Status Register Description

Name	Description	Setting
<b>Reserved</b> Bit 31–2	<b>Reserved</b>	
<b>DATA_OVR</b> Bit 1	<b>Data Overrun</b> – This bit indicate compressor data overrun detected.	0 = Compressor data overrun not detected 1 = Compressor data overrun detected
<b>LOSSY_STATUS</b> Bit 0	<b>Lossy Status</b> – This bit indicate lossy compression detected.	0 = Lossy Compression not detected 1 = Lossy Compression detected

# VTCM Test Register

Offset Address

VTCM\_TSTR

VTCM Test Register

0x0FFC

BIT	31	30	29	28	27	26	25	24
NAME								
TYPE	RO	RO	RO	RO	RO	RO	RO	RO
RESET	0	0	0	0	0	0	0	0
BIT	23	22	21	20	19	18	17	16
NAME								
TYPE	RO	RO	RO	RO	RO	RO	RO	RO
RESET	0	0	0	0	0	0	0	0
BIT	15	14	13	12	11	10	9	8
NAME								
TYPE	RO	RO	RO	RO	RO	RO	RO	RO
RESET	0	0	0	0	0	0	0	0
BIT	7	6	5	4	3	2	1	0
NAME	RAM_SEL[3:0]				SIG_GRP_SEL[3:0]			
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	0	0	0	0	0	0	0	0

Table 7-32: VTCM Test Register Description

Name	Description	Setting
<b>Reserved</b> Bit 31–8	<b>Reserved</b>	
<b>RAM_SEL</b> Bit 7-4	<b>RAM Select</b> – These bits select the RAM to output the test signals.	
<b>SIG_GRP_SEL</b> L Bit 3-0	<b>Signal Group Select</b> – These bits select the signal group to output test signals.	

Note: Refer to vcm\_dbg\_signal\_mux.xls for signal muxing.

## DCS Command Support

Besides having registers accessed by APB interface, VTCM support registers defined by DCS commands, of which will be accessed by DCS command directly.

Following are the DCS commands that are supported by the VTCM module.

1. enter\_normal\_mode – 13h
2. enter\_partial\_mode – 12h
3. get\_address\_mode – 0Bh
4. get\_pixel\_format – 0Ch
5. get\_scanline – 45h
6. read\_memory\_continue – 3Eh
7. read\_memory\_start – 2Eh
8. set\_address\_mode – 36h
9. set\_column\_address – 2Ah
10. set\_page\_address – 2Bh
11. set\_partial\_row – 30h
12. set\_pixel\_format – 3Ah
13. set\_tear\_off – 34h
14. set\_tear\_on – 35h
15. set\_tear\_scanline – 44h
16. write\_memory\_continue – 3Ch
17. write\_memory\_start – 2Ch

The following DCS commands are decoded in VTCM, but are mean for other module. They will output as vtc\_sleep\_mode (1 = sleep mode) and vtc\_display\_on (1 = display on).

1. enter\_sleep\_mode – 10h
2. exit\_sleep\_mode – 11h
3. set\_display\_off – 28h
4. set\_display\_on – 29h

There are certain DCS command bits that are not used in VTCM module. VTCM module will return the register setting that is previously programmed through DCS command interface.

1. Display Device Line Refresh Order (bit [4] of set\_address\_mode – 36h)
2. Display Data Latch Data Order (bit [2] of set\_address\_mode – 36h)
3. Flip Horizontal (bit [1] of set\_address\_mode – 36h)
4. Flip Vertical (bit [0] of set\_address\_mode – 36h)
5. DPI Pixel Format Definition (bit [6:4] of set\_pixel\_format – 3Ah)

## Qualcomm Compression Command Support

Besides DCS commands, VTCM also responsible to decode some predefined Qualcomm FBC (Frame Buffer Compression) registers. Below are the registers that are defined under Qualcomm FBC Capability Exchange.

- ### Capability Exchange

The Frame Buffer Compression parameter are transmitted using a “generic short write” packet with dataID=0x23. This packet contains four bytes: DataID, register address, register parameter and an ECC byte.

Data ID				Register Address				Register Parameter				ECC			
0x23				0xC0											
1	1	0	0	0	0	0	0	x	x	x	x	x	x	x	x
LSB		MSB		LSB		MSB		LSB		MSB		LSB		MSB	

**Figure 7–2: Transmission of first capability exchange byte using DSI generic short write packet**

The following parameters are for capability exchange. If only the first byte is sent (register 0xC0), then all remaining parameters may be initialized to default values.

**Table 7-33: Bitplane for capability exchange**

Capability Exchange									
Register Address	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default Value
0xC0	Reserved [6:0]							FBC_ENABLE	0x01
0xC1	WIDTH [7:0]								0x80
0xC2	Reserved[4:0]				WIDTH [10:8]				0x07
0xC3	HEIGHT [7:0]								0x38
0xC4	Reserved[4:0]				HEIGHT [10:8]				0x04
0xC5	Reserved[1:0]		PAT_ENABLE	BFLC_ENABLE	TARGET_SIZE [3:0]				0x34
0xC6	LOSSY_RGB_THD [3:0]				EXTRA_BUDGET_LEVEL [3:0]				0x05
0xC7	Reserved[4:0]				LOSSY_Y_MODE_INDEX [2:0]				0x03

Note that registers PER\_BLK\_BURGET AND PER\_LINE\_EXTRA\_BURGET are not required to transmit, since these can be computed from available information by the decoder. In addition, the register YUV\_422 does not need to be transmitted, since this parameter is only required for the encoder.

For register address 0xC6, the special case for RGB PCM Lossy mode may be enabled using the LOSSY\_RGB\_THD register. This register defaults to 0 (disabled). If this features is enabled, the value LOSSY\_RGB\_THD=4 is recommended. In this case, register 0xC6 will be set to 0x45

- ### Profile ID


The profile ID is used to describe the capability of the decoder to AP. SSD2858 will transmit this profile ID to AP over DSI. Once AP receives the profile ID, FBC encoder parameter will be set based on the capability of SSD2858 decoder.




- ### Transmission using DSI Video Mode Packets

The compressed bitstream can be transmitted from AP to SSD2858 using DSI Video Mode. In this case, video packets containing the compressed bitstream are transmitted along with Hsync, Vsync and blanking packets. Interface timing for DSI Video Mode is shown in Figure 7-4 with an example bitstream in Figure 7-5. The ordering of specific packets is shown in Figure 7-6 with a description of each packet type in Table 7-35.


As is also the case for DSI Command Mode, MIPI specifies that all bytes are transmitted LSB-first. This will be true for all DSI command packets. However, the compressed bitstream will be transmitted MSB-first. This is demonstrated in Figure 7-5. Notice that, for example, the Data ID byte (0x3E) is transmitted from least to most significant bits (0111 1100). In contrast, the first byte of the compressed bitstream (0x17) will be transmitted from most to least significant bit (0001 0111).



**Figure 7-4: DSI video mode interface timing**



**Figure 7-5: DSI Video Mode packet for line width of 1920 pixels. The first bit of the compressed bitstream will be the first bit received by SSD2858**




**Figure 7–6: Packet Ordering for DSI Video Mode**

**Table 7-35: DSI Video Mode Packet Formats**

Packet	Packet Type	Data ID	Payload (short packet) or Word Count (long packet)	ECC	Payload	CRC
Vsync	Short	0x01	Payload = 0x00, 0x00	Required	N/A	N/A
Hsync	Short	0x21	Payload = 0x00, 0x00	Required	N/A	N/A
Blanking	Long	0x19	Word Count	Required		Required
Pixel Data	Long	0x3E	Word Count	Required		Required

- Transmission using DSI Command Mode Packets**

The compressed bitstream can be transmitted from AP to SSD2858 using DSI Command Mode. In this mode, each DSI header byte is transmitted LSB first. The compressed bitstream is transmitted MSB first as demonstrated in Figure 7–7. The data ID for a DSI command-mode packet is 0x39, and the long packet format is used. In addition to the compressed bitstream, one extra byte is included in the payload to specify whether the transmitted line is the first in the frame. This is the first byte in the payload (Data 0), and will be 0x2C for the first line in a frame, and 0x3C for any other line.



**Figure 7–7: DSI Command Mode packet for line width of 1920 pixels. Data byte 0 = 0x2C for first line of the frame. The first bit of the compressed bitstream will be the first bit received by SSD2858**

# Operating Modes

## Tearing

There are two different type of tear signal will be generated; from driver interface unit or data fetching unit. The selection is base on the TE\_SEL (Tear Select) bit of VTCM Configuration Register. If TE\_SEL is 0 then tear signal is from Data Fetching Unit is selected. If TE\_SEL is 1 then tear signal is from Driver Interface Unit is selected.

### Tear Signal Generated From Driver Interface Unit

Tear signal from Driver Interface Unit will be generated based on the following condition.

1. set\_tear\_on command is sent (Tear On = 1).
  - a. If tear\_scanline is set to 0
    - i. If tear\_mode is 0 (send set\_tear\_on command with M bit set to 0), tear signal will be generated on the vertical blanking period (non-display period).






Figure 7-8: Tear On = 1, Tear Mode = 0 & Tear Scanline = 0

- ii. If tear\_mode is 1 (send set\_tear\_on command with M bit set to 1), tear signal will be generated on the vertical blanking and horizontal blanking period (non-dispkay period)..




**Figure 7-9: Tear On = 1, Tear Mode = 1 & Tear Scanline = 0**

- b. If tear\_scanline is set to greater than 0
  - i. Regardless of tear\_mode setting, tear signal will be generated similar to Mode 0 except that the whole signal will be shift by number of line depend on tear\_scanline value.




**Figure 7-10: Tear On = 1, Tear Mode = 1 & Tear Scanline = n**

- 2. set\_tear\_off command is sent (Tear On = 0), tear signal will be static to 1 or 0 depend on TEP (Tear Polarity) bit of VTCM Configuration Register.
  - a. If TEP = 1, then tear signal is set to 1.



**Figure 7-11: Tear On = 0, Tear Mode = X, Tear Scanline = X & Tear Polarity = 1**


- b. If TEP = 0, then tear signal is set to 0 (default).




**Figure 7-12: Tear On = 0, Tear Mode = X, Tear Scanline = X & Tear Polarity = 0**

## Tear Signal Generated From Data Fetching Unit

Tear signal from Data Fetching Unit will be generated only based on tear\_on and TEP. It will be like following.



**Figure 7-13: Tear On = 1, Tear Mode = X, Tear Scanline = X & Tear Polarity = 0**



**Figure 7-14: Tear On = 1, Tear Mode = X, Tear Scanline = X & Tear Polarity = 1**

Please note that there is a pre-fetch mechanism in place for data fetching unit. Data fetching is happening 8 line before the first data valid is generated. Hence, using tear signal that is generated from data fetching unit is more accurate, but the drawback is it cannot shift like tear signal generated from driver interface unit.

# Address Mode




Figure 7-15: Page Address Order





Figure 7-16: Column Address Order



Note : Column need to update in term of 4-pixel, this is due to the compressor/de-compressor is doing in 4-pixel segment

Figure 7-17: Page Column Order

## Rotation 90°

The rotation mode are very similar to the Page Column Order, the only different is that it will perform data rotation when the frame data is read out from memory.




Figure 7-18: Rotate 90°

The data will be fetching from the top right column and down to the bottom right column, and then fetching the second column from the right and so on until it complete fetching till the first column on the left.

## Partial Display

If End Row is set greater than or equal to Start Row then they will be a top and bottom black color bar on the display. When Start Row and End Row is both equal, then there will be one line display at Start Row or End Row position.




Figure 7-19: Partial Display with  $ER \geq SR$

If Start Row is set greater than End Row then they will be black color bar at the middle of the display. When End Row is greater than Start Row + 1, then there is equal to disable the partial display.




Figure 7-20: Partial Display with  $SR > ER$

## HSCA

HSCA performs cubic interpolation on the input line, and output variable number of samples per line depending on the scaling factor. See Section 4 for more information on the operation. HSCA uses an interpolation interval of 12-bit resolution and a sampling interval of 3-bit resolution. The cubic coefficients LUT is programmed before frame processing start and does not change within the frame operation. The filter coefficients [C0,C1,C2,C3] are applied to the 4-tap FIR as below.

$$Z = \text{CLIP}((T0 \cdot C0 + T1 \cdot C1 + T2 \cdot C2 + T3 \cdot C3 + 128) \gg 8)$$

where

$T\{0..3\}$  = filter inputs  $\langle u, 8, 8, 0 \rangle$

$C\{0..3\}$  = coefficients  $\langle s, 10, 10, 0 \rangle$

$Z$  = filtered output

$\text{CLIP}(X) = X < 0 ? 0 : (X > 255 ? 255 : X)$

The table below highlights the configuration parameters of HSCA.

**Table 7–36: HSCA Configuration Parameters**

Term	Description	Value
owidth[12:0]	Output width, i.e. number of output samples.	0 to 8191
stepstart[24:0]	Start value to load into STEPCURR counter for each new line. stepstart[24:12] = fullpel stepstart[11:0] = subpel	0.0 to 8191.4095
stepsize[16:0]	Interpolation step size. stepsize[16:12] = fullpel stepsize[11:0] = subpel	0.0 to 31.4095
halign	Line preloading alignment.	0 to 1

The figure below is an algorithmic view of how **halign** is used to align the filter at various interpolation intervals given by STEPCURR. The first output sample is always given by **stepstart**, and thereafter as per interpolation algorithm given in Section 4.

## VSCA

VSCA performs vertical cubic interpolation on the frame at line level, and output variable number of lines depending on the scaling factor. See section 4 for more information on the operation. As the processing is in raster order, the coefficients used for the cubic interpolation is the same for all samples within the same output line. VSCA uses an interpolation interval of 12-bit resolution and a sampling interval of 3-bit resolution. Like HSCA, the cubic coefficients LUT is programmed prior to starting frame operation.




Figure 7–21: VSCA Functional Block Diagram

The filter coefficients `[C0,C1,C2,C3]` are applied to the 4-tap FIR as below.

```
Z = CLIP(( ( P0*C0 + P1*C1 + P2*C2 + P3*C3 + 128 ) >> 8 ))
```

where

```
P{0..3} = filter inputs <u,8,8,0>
```

```
C{0..3} = coefficients <s,10,10,0>
```

```
Z      = filtered output
```

```
CLIP(X) = X<0 ? 0:(X>255 ? 255:X)
```

The table below highlights the configuration parameters of VSCA.

Table 7–37: VSCA Configuration Parameters

Term	Description	Value
<code>width[12:0]</code>	width, i.e. number of samples per line.	0 to 8191
<code>iheight[11:0]</code>	input height, i.e. number of input lines.	0 to 4095
<code>oheight[11:0]</code>	output height, i.e. number of output lines.	0 to 4095
<code>stepstart[24:0]</code>	Start value to load into STEPCURR counter for each new line. stepstart[24:12] = fullpel stepstart[11:0] = subpel	0.0 to 8191.4095
<code>stepsize[16:0]</code>	Interpolation step size.	0.0 to

Term	Description	Value
	stepsize[16:12] = fullpel stepsize[11:0] = subpel	31.4095
valign	Frame preloading alignment.	0 to 1

The usage of **valign** in VSCA has the same analogy as **halign** HSCA. The filter operation is bypassed when **passthru** is asserted.

halign = 0				STEPCURR Range	halign = 1			
T3	T2	T1	T0		T3	T2	T1	T0
p1	p0	p0	p0	[0.0, 1.0)	p2	p1	p0	p0
p2	p1	p0	p0	[1.0, 2.0)	p3	p2	p1	p0
p3	p2	p1	p0	[2.0, 3.0)	p4	p3	p2	p1
p4	p3	p2	p1	[3.0, 4.0)	p5	p4	p3	p2
p5	p4	p3	p2	[4.0, 5.0)	p6	p5	p4	p3
...				...	...			
pN-2	pN-3	pN-4	pN-5	[(N-3).0, (N-2).0)	pN-1	pN-2	pN-3	pN-4
pN-1	pN-2	pN-3	pN-4	[(N-2).0, (N-1).0)	pN-1	pN-1	pN-2	pN-3
pN-1	pN-1	pN-2	pN-3	[(N-1).0, (N).0)	pN-1	pN-1	pN-1	pN-2
pN-1	pN-1	pN-1	pN-2	[(N).0, (N+1).0)	pN-1	pN-1	pN-1	pN-1
pN-1	pN-1	pN-1	pN-1	[(N+1).0, ∞)	pN-1	pN-1	pN-1	pN-1

vpphd\_hsca\_halign\_v1.0.vsd


**Figure 7–22: HSCA Filter Alignment - Halign**

The filter operation is bypassed when **passthru** is asserted.

## VPPHD Scaling Algorithm

This section provides an overview and background on the scaling algorithm employed in VPPHD. Scaling in both horizontal and vertical directions is the same. The material hereon will describe scaling in horizontal direction, but the same inference can be made for scaling in the vertical direction, with sample row replaced by sample column.

- **Interpolation Basic**



**Figure 7–23: Fixed Point Interpolation**

In non-integer scaling, it is required to create a new sample between two given samples. This is also generally known as resampling. Given a line of samples, these samples are termed to be located at full-pel (full pixel) position, i.e. the interval of these samples is taken as integer for reference. To obtain a new sample between two full-pel, the following is performed:

- Divide the interval between the two full-pel into  $2^N$  intervals for interpolation purpose; these are called interpolation intervals.  $N$  is the resolution of the interpolation interval.
- Divide the interval between the two full-pel into  $2^K$  intervals for resampling purpose ( $K \leq N$ ); these are called sampling intervals.  $K$  is the resolution of the sampling interval.
- Derive at which interpolation interval the new sample should be. Typically this involves converting from a floating point value. The error incurred from this conversion is the interpolation error.
- If ( $K = N$ ), the sampling interval is co-located with the interpolation interval. If ( $K < N$ ), the sampling interval is obtained by round-off (round-half-up) the interpolation interval (see Figure above). Generally  $K < N$  in order to reduce the size of the filter kernel. The smaller the filter kernel, the lesser the filter coefficients.
- The new sample value is obtained by applying a filter operation with the nearest  $X$  full-pel,  $X$  depending on exact algorithm. Generally the larger the  $X$  the better the estimation/interpolation. The filter coefficients to be used are dependent on the sampling interval obtained in step [d].

- **Scaling Operation**

The following quantities are defined:

**Table 7–38: Scaling Terms**

Term	Description
STEPCURR	Current step count.
STEP SIZE	Equivalent to the inversed scaling factor.
STEPSTART	Start value of stepcurr.
P(i)	Sample at fullpel location <i>.0.
LUT(s)	Look-up table of coefficient at index s. The number of entries depends on the resolution of sampling interval.
[C0,C1,C2,C3]	A set of cubic filter coefficients.

The following describes in general the process of scaling a given line to a new line with more or less samples (or even equal samples):

- a. Initialise STEPCURR to STEPSTART.
- b. Fullpel value of STEPCURR gives the nearest left sample P(i). The subpel value of STEPCURR gives the interpolation interval between P(i) and P(i+1). Round-off the interpolation interval to determine the sampling interval, Ts.
- c. Obtain the filter coefficients to use by indexing LUT with Ts, i.e. LUT(Ts)
- d. Obtain the new sample by applying filter operation with coefficients obtained in [c] to X nearest full-pel samples. For X=4, these will be {P(i-1), P(i), P(i+1), P(i+2)}. If any of the sample falls outside the line, the border sample is used instead, e.g. {P(-1), P(0), P(1), P(2)} → {P(0), P(0), P(1), P(2)}.
- e. Increment STEPCURR by STEP SIZE.
- f. Repeat [b] to [e] until the required number of new samples is obtained.



## 8 Video Compression Unit (VCU)

### Features

This module is mainly used to compress the video data into compressed video data in order to save bandwidth. Video data can be encoded using either SSL compression algorithm or Qualcomm compression algorithm. Registers are used to program the compression settings and monitor the compression process (for Qualcomm compression only).

### References

- Qualcomm Frame Buffer Compression Algorithm and Design Document – Aug 31, 2012
- AMBA Specification – Rev 2.0 – May 13, 1999

### Limitations

- The total number of input pixels per line is required to be even number.
- For Qualcomm compression algorithm, registers *VCU\_QFBCCTRLR*, *VCU\_QFBCSZR*, *VCU\_QFBCCFGR*, *VCU\_QFBCCTRL2R* and *VCU\_QFBCCTRL3R* should be programmed before video data transmission. Programming of registers during the transmission is NOT allowed.

### Programming Model

All reserved bits return zero on read and shall always be written with zero. Writing any other value to a reserved bit will result in indeterminate behavior. Registers are programmed using APB interface.

**Table 8–1: VCU APB Register Summary**

Offset	Name	Mnemonic	Reset Value
0x0000	VCU Device Identification Register	VCU_IDR	0x04800000
0x0004	VCU Capabilities Register	VCU_CAPR	TBD
0x0008	VCU Horizontal Display Configuration Register	VCU_HDCFGR	0x00000001
0x000C	VCU Qualcomm FBC Control Register	VCU_QFBCCTRLR	0x00000001
0x0010	VCU Qualcomm FBC Size Register	VCU_QFBCSZR	0x04380780
0x0014	VCU Qualcomm FBC Configuration Register	VCU_QFBCCFGR	0x00034534
0x0018	VCU Qualcomm FBC Control 2 Register	VCU_QFBCCTRL2R	0x00000005
0x001C	VCU Qualcomm FBC Control 3 Register	VCU_QFBCCTRL3R	0x02008000
0x0020	VCU Qualcomm FBC Status Register	VCU_QFBCSTSR	0x00000000

## Register Description

### VCU Device Identification Register

VCU_IDR		VCU Identification Register							Offset Address
									0x0000
BIT	31	30	29	28	27	26	25	24	
NAME	CLID[15:8]								
TYPE	RO	RO	RO	RO	RO	RO	RO	RO	
RESET	0	0	0	0	0	0	0	0	
BIT	23	22	21	20	19	18	17	16	
NAME	CLID[7:0]								
TYPE	RO	RO	RO	RO	RO	RO	RO	RO	
RESET	0	0	0	0	0	0	0	0	
BIT	15	14	13	12	11	10	9	8	
NAME	DSGNR[5:0]						MJR[3:2]		
TYPE	RO								
RESET	0	0	0	0	0	0	0	0	
BIT	7	6	5	4	3	2	1	0	
NAME	MJR[1:0]		MNR[5:0]						
TYPE	RO								
RESET	0	0	0	0	0	0	0	0	

Table 8-2: VCU Device Identification Register Description

Name	Description	Setting
<b>CLID[15:0]</b> Bit 31-16	<Device Class Name> – Based on PCI Device Class Name	0x0480
<b>DSGNR[5:0]</b> Bit 15-10	<b>Design Number</b> – This is a 0 counted design number administered by SSL Technical Committee for IP designs.	0x00
<b>MJR[3:0]</b> Bit 9-6	<b>Major Revision Number</b>	0x1
<b>MNR[5:0]</b> Bit 5-0	<b>Minor Revision Number</b>	0x00

## VCU Capabilities Register

Offset Address

VCU\_CAPR

VCU Capabilities Register

0x0004

BIT	31	30	29	28	27	26	25	24
NAME								
TYPE	RO							
RESET	0	0	0	0	0	0	0	0
BIT	23	22	21	20	19	18	17	16
NAME								
TYPE	RO							
RESET	0	0	0	0	0	0	0	0
BIT	15	14	13	12	11	10	9	8
NAME								
TYPE	RO							
RESET	0	0	0	0	0	0	0	0
BIT	7	6	5	4	3	2	1	0
NAME								
TYPE	RO							
RESET	0	0	0	0	0	0	0	0

**Table 8-3: VCU Capabilities Register Description**

Name	Description	Setting
Reserved Bit 31–0	Reserved	

# VCU Horizontal Display Configuration Register

Offset Address

VCU\_HDCFGR                      VCU Display Horizontal Configuration Register                      0x0008

BIT	31	30	29	28	27	26	25	24	
NAME									
TYPE	RO	RO	RO	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	
BIT	23	22	21	20	19	18	17	16	
NAME									
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	
BIT	15	14	13	12	11	10	9	8	
NAME				<b>MHBP[12:8]</b>					
TYPE	RO	RO	RO	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	
BIT	7	6	5	4	3	2	1	0	
NAME	<b>MHBP[7:0]</b>								
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	1	

**Table 8-4: VCU Display Horizontal Configuration Register Description**

Name	Description	Setting
<b>Reserved</b> Bit 31-13	<b>Reserved</b>	
<b>MHBP</b> Bit 12-0	<b>Minimum Horizontal Back Porch</b> – These bits define the minimum horizontal back porch of the output video data.	0-8192

## VCU Qualcomm FBC Control Register

VCU_QFBCCTRLR								VCU Qualcomm FBC Control Register		Offset Address
										0x000C
BIT	31	30	29	28	27	26	25	24		
NAME									NON_INT_BIAS[9:8]	
TYPE	RO	RO	RO	RO	RO	RO	RW	RW		
RESET	0	0	0	0	0	0	0	0		
BIT	23	22	21	20	19	18	17	16		
NAME	NON_INT_BIAS[7:0]									
TYPE	RW	RW	RW	RW	RW	RW	RW	RW		
RESET	0	0	0	0	0	0	0	0		
BIT	15	14	13	12	11	10	9	8		
NAME	OPMODE	PADDING	BFLC_ALLOWED							
TYPE	RW	RW	RW	RO	RO	RO	RO	RO		
RESET	0	0	0	0	0	0	0	0		
BIT	7	6	5	4	3	2	1	0		
NAME			COM_MODE[1:0]						FBC_ENABLE	
TYPE	RW	RW	RW	RW	RO	RO	RO	RO	RW	
RESET	0	0	0	0	0	0	0	0	1	

Table 8-5: VCU Qualcomm FBC Control Register Description

Name	Description	Setting
<b>Reserved</b> Bit 31–26	<b>Reserved</b>	
<b>NON_INT_BIAS</b> Bit 25-16	<b>Reserved</b>	
<b>OPMODE</b> Bit 15	<b>Operation Mode</b> – This bit selects the Qualcomm compression mode	0 = Lossless + Lossy 1 = Lossless only
<b>PADDING</b> Bit 14	<b>Padding Enable</b> – This bit enables the padding for compressed video data for Qualcomm compression.	0 = Disabled 1 = Enabled
<b>BFLC_ALLOWED</b> Bit 13	<b>BFLC Allowed</b> – This bit enables the bflc mode encoding for Qualcomm compression	0 = Disabled 1 = Enabled
<b>Reserved</b> Bit 12-6	<b>Reserved</b>	
<b>COM_MODE</b> Bit 5-4	<b>Compressor Mode</b> – These bits select the compressor use for write data to frame buffer.	00 = Bypass compressor 01 = SSL compressor select. 10 = Qualcomm compressor select. 11 = Select the following compression algorithm. Write (48 bits to 24 bits) : write MSB of the pixels: B[23:20],B[15:12],B[7:4], into

		the RAM
<b>Reserved</b> Bit 3–1	<b>Reserved</b>	
<b>FBC_ENABLE</b> Bit 0	<b>FBC Enable</b> – This bit enable FBC.	0 = Disabled 1 = Enabled

# VCU Qualcomm FBC Size Register

Offset Address

VCU\_QFBCSZR

VCU Qualcomm FBC Size Register

0x0010

BIT	31	30	29	28	27	26	25	24
NAME	<b>HEIGHT[12:8]</b>							
TYPE	RO	RO	RO	RW	RW	RW	RW	RW
RESET	0	0	0	0	0	1	0	0
BIT	23	22	21	20	19	18	17	16
NAME	<b>HEIGHT[7:0]</b>							
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	0	0	1	1	1	0	0	0
BIT	15	14	13	12	11	10	9	8
NAME	<b>WIDTH[12:8]</b>							
TYPE	RO	RO	RO	RW	RW	RW	RW	RW
RESET	0	0	0	0	0	1	1	1
BIT	7	6	5	4	3	2	1	0
NAME	<b>WIDTH[7:0]</b>							
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	1	0	0	0	0	0	0	0

Table 8-6: VCU Qualcomm FBC Size Register Description

Name	Description	Setting
<b>Reserved</b> Bit 31–29	<b>Reserved</b>	
<b>HEIGHT</b> Bit 28-16	<b>Height</b> – These bits set the frame height.	0–8192
<b>Reserved</b> Bit 15–13	<b>Reserved</b>	
<b>HEIGHT</b> Bit 12-0	<b>Width</b> – These bits set the frame width.	0–8192

## VCU Qualcomm FBC Configuration Register

Offset Address

VCU\_QFBCCFGR

VCU Qualcomm FBC Configuration Register

0x0014

BIT	31	30	29	28	27	26	25	24
NAME								
TYPE	RO	RO	RO	RO	RO	RO	RO	RO
RESET	0	0	0	0	0	0	0	0
BIT	23	22	21	20	19	18	17	16
NAME						LOSSY_Y_MODE_INDEX[2:0]		
TYPE	RO	RO	RO	RO	RO	RW	RW	RW
RESET	0	0	0	0	0	0	1	1
BIT	15	14	13	12	11	10	9	8
NAME	LOSSY_RGB_THD[3:0]				EXTRA_BUDGET_LEVEL[3:0]			
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	0	1	0	0	0	1	0	1
BIT	7	6	5	4	3	2	1	0
NAME			PATTERN_ENABLE	BFLC_ENABLE	TARGET_SIZE[3:0]			
TYPE	RO	RO	RW	RW	RW	RW	RW	RW
RESET	0	0	1	1	0	1	0	0

Table 8-7: VCU Qualcomm FBC Configuration Register Description

Name	Description	Setting
<b>Reserved</b> Bit 31–3	<b>Reserved</b>	
<b>LOSSY_MODE_Y_INDEX</b> Bit 18–16	<b>Lossy Mode Y Index</b> – LUT index for lossy_y_bits vector.	0-7
<b>Reserved</b> Bit 15	<b>Reserved</b>	
<b>LOSSY_RGB_THD</b> Bit 15–12	<b>Lossy RGB Threshold</b> – If chroma block decision is 444 for a block, and number of chroma bits per pixel is less than this register, use RGB space rather than YC <sub>0</sub> C <sub>g</sub> space (set to 0 to disable).	0-6
<b>EXTRA_BUDGET_LEVEL</b> Bit 11–8	<b>Extra Budget Level</b> – Extra budget for early blocks in each line or frame. Increased chance of lossless block at cost of uniformity.	0-9
<b>Reserved</b> Bit 7–6	<b>Reserved</b>	
<b>PATTERN_ENABLE</b> Bit 5	<b>Pattern Enable</b> – This bit enable pattern.	0 = Disabled 1 = Enabled
<b>BFLC_ENABLE</b> Bit 4	<b>BFLC Enable</b> – This bit enable BFLC.	0 = Disabled 1 = Enabled
<b>TARGET_SIZE</b> Bit 3–0	<b>Target Size</b> – These bits select the target size.	0 = 8/24 1 = 9/24 ...

		10 = 18/24
--	--	------------

## VCU Qualcomm FBC Control 2 Register

Offset Address

VCU\_QFBCCTRL2R

VCU Qualcomm FBC Control 2 Register

0x018

BIT	31	30	29	28	27	26	25	24
NAME	PER_LINE_EXTRA_BUDGET[11:8]							
TYPE	RO	RO	RO	RO	RW	RW	RW	RW
RESET	0	0	0	0	0	0	0	0
BIT	23	22	21	20	19	18	17	16
NAME	PER_LINE_EXTRA_BUDGET[7:0]							
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	0	0	0	0	0	0	0	0
BIT	15	14	13	12	11	10	9	8
NAME	PER_BLK_BUDGET[7:0]							
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	0	0	0	0	0	0	0	0
BIT	7	6	5	4	3	2	1	0
NAME	YUV_422							VLC_ENABLE
TYPE	RO	RO	RO	RO	RW	RW	RW	RW
RESET	0	0	0	0	0	1	0	1

Table 8-8: VCU Qualcomm FBC Control 2 Register Description

Name	Description	Setting
<b>Reserved</b> Bit 31–28	<b>Reserved</b>	
<b>PER_LINE_EXTRA_BUDGET</b> Bit 27-16	<b>Per Line Extra Budget</b> – Additional bit budget or each line (increased chance of lossless blocks at the beginning of the line).	0-2304
<b>PER_BLK_BUDGET</b> Bit 15-8	<b>Per Block Budget</b> – Bit budget for each block.	0-192
<b>Reserved</b> Bit 7–4	<b>Reserved</b>	
<b>YUV_422</b> Bit 3-1	<b>YUV 422</b> – Bias for chroma subsampling.	0-5 0 = favor 444 5 = favor 422
<b>VLC_ENABLE</b> Bit 0	<b>VLC Enable</b> – This bit enable VLC.	0 = Disabled 1 = Enabled

## VCU Qualcomm FBC Control 3 Register

VCU_QFBCCTRL3R							VCU Qualcomm FBC Control 3 Register		Offset Address
									0x001C
BIT	31	30	29	28	27	26	25	24	
NAME							LOSSLESS_MODE_THD [9:8]		
TYPE	RO	RO	RO	RO	RO	RO	RW	RW	
RESET	0	0	0	0	0	0	1	0	
BIT	23	22	21	20	19	18	17	16	
NAME	LOSSLESS_MODE_THD[7:0]								
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	
BIT	15	14	13	12	11	10	9	8	
NAME	LOSSY_MODE_THD[7:0]								
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	1	0	0	0	0	0	0	0	
BIT	7	6	5	4	3	2	1	0	
NAME								CALC_422 QUANT_EN	
TYPE	RO	RO	RO	RO	RO	RO	RO	RW	
RESET	0	0	0	0	0	0	0	0	

Table 8-9: VCU Qualcomm FBC Control 3 Register Description

Name	Description	Setting
<b>Reserved</b> Bit 31–28	<b>Reserved</b>	
<b>LOSSLESS_MODE_THD</b> Bit 25-16	<b>Lossless Mode Threshold</b> – If the bit budget exceeds this register, then blocks can be encoded in lossless mode, even if the block requires more than MAX_LOSSLESS_BITS_PER_PX bits.	128-1023
<b>LOSSY_MODE_THD</b> Bit 15-8	<b>Lossy Mode Threshold</b> – Maximum bits for a lossless block.	128-192
<b>Reserved</b> Bit 7–1	<b>Reserved</b>	
<b>CALC_422_QUANT_EN</b> Bit 0	<b>Calculate 422 Quantization Enable</b> – Calculate quantization error in addition to interpolation error for making 422/444 chroma decision.	0 = Disabled 1 = Enabled

## VCU Qualcomm FBC Status Register

Offset Address

VCU\_QFBCSTSR

VCU Qualcomm FBC Status Register

0x0020

BIT	31	30	29	28	27	26	25	24
NAME								
TYPE	RO	RO						
RESET	0	0	0	0	0	0	0	0
BIT	23	22	21	20	19	18	17	16
NAME								
TYPE	RO	RO						
RESET	0	0	0	0	0	0	0	0
BIT	15	14	13	12	11	10	9	8
NAME								
TYPE	RO	RO						
RESET	0	0	0	0	0	0	0	0
BIT	7	6	5	4	3	2	1	0
NAME							<b>DATA_OVR</b>	<b>LOSSY_STAT</b>
TYPE	RO	RO	RO	RO	RO	RO	RW1C	RW1C
RESET	0	0	0	0	0	0	0	0

Table 8-10: VCU Qualcomm FBC Status Register Description

Name	Description	Setting
<b>Reserved</b> Bit 31–2	<b>Reserved</b>	
<b>DATA_OVR</b> Bit 1	<b>Data Overrun</b> – This bit indicate compressor data overrun detected.	0 = Compressor data overrun not detected 1 = Compressor data overrun detected
<b>LOSSY_STAT</b> <b>US</b> Bit 0	<b>Lossy Status</b> – This bit indicate lossy compression detected.	0 = Lossy Compression not detected 1 = Lossy Compression detected

## 9 General Purpose I/O (GPIO)

### References

Pin Table Chapter

#### Introduction

The General Purpose Input/Output (GPIO) module provides six I/O ports. Each port is 32-bit and may be programmed as either input or output. It can be multiplexed with other dedicated functions. This allows the user to make use of the same I/O pads for alternative functions on the chip.

#### Features

The features of the GPIO include:

- Six 32-bit ports with programmable direction-configurable pins
  - For SSD2858, there are only 18 I/O pins, so only one 18-bit port (GPIO\_0) is used.
- Four different sources for each output with three functional outputs from internal modules and one from the data register
- Input data can be sampled into a data register
- Input can be configured to logic 1 or 0 to ensure transitions are ignored
- Input interrupt can be triggered on rising-edge, falling-edge, or level sensitive
- Interrupts can be masked using 32-bit mask register at bit level or at port level

## Architecture

### Overview

The GPIO module provides general purpose I/O capability to the device. Each I/O can be programmed as an input or output. The GPIO has a register to allow programmability to select between the primary or alternative functions. The GPIO provides input to two alternative destinations and three alternative sources can be selected for the output.




Figure 9-1: GPIO Port Muxing Diagram

## Programming Model

**Table 9-1: GPIO Register Summary**

Offset	Name	Mnemonic	Reset Value
0x0000	GPIO Device Identification Register	GPIO_IDR	0x08100042
0x0004	GPIO Capabilities Register	GPIO_CAPR	0x00000000
0x0010	GPIO Control Register	GPIO_0_CTRL	0x00000000
0x0014	GPIO Function Register	GPIO_0_FUNC	0x00000000
0x0018	GPIO Mode Register	GPIO_0_GIUS	0x00000000
0x001C	GPIO Pull Enable Register	GPIO_0_PUEN	0xFFFFFFFF
0x0020	GPIO Data Direction Register	GPIO_0_DDIR	0x00000000
0x0024	GPIO Output Source Select Register 1	GPIO_0_OCR1	0x00000000
0x0028	GPIO Output Source Select Register 2	GPIO_0_OCR2	0x00000000
0x002C	GPIO Input Source Select A Register 1	GPIO_0_ICA1	0x00000000
0x0030	GPIO Input Source Select A Register 2	GPIO_0_ICA2	0x00000000
0x0034	GPIO Input Source Select B Register 1	GPIO_0_ICB1	0x00000000
0x0038	GPIO Input Source Select B Register 2	GPIO_0_ICB2	0x00000000
0x003C	GPIO Data Register	GPIO_0_DREG	0x00000000
0x0040	GPIO Interrupt Configuration Register 1	GPIO_0_ICR1	0x00000000
0x0044	GPIO Interrupt Configuration Register 2	GPIO_0_ICR2	0x00000000
0x0048	GPIO Interrupt Enable Register	GPIO_0_IMR	0x00000000
0x004C	GPIO Interrupt Status Register	GPIO_0_ISR	0x00000000
0x0050	GPIO Pull Select Register	GPIO_0_PUSE	0xFFFFFFFF
0x0110	GPIO Control Register	GPIO_1_CTRL	0x00000000
0x0114	GPIO Function Register	GPIO_1_FUNC	0x00000000
0x0118	GPIO Mode Register	GPIO_1_GIUS	0x00000000
0x011C	GPIO Pull Enable Register	GPIO_1_PUEN	0xFFFFFFFF
0x0120	GPIO Data Direction Register	GPIO_1_DDIR	0x00000000
0x0124	GPIO Output Source Select Register 1	GPIO_1_OCR1	0x00000000
0x0128	GPIO Output Source Select Register 2	GPIO_1_OCR2	0x00000000
0x012C	GPIO Input Source Select A Register 1	GPIO_1_ICA1	0x00000000
0x0130	GPIO Input Source Select A Register 2	GPIO_1_ICA2	0x00000000
0x0134	GPIO Input Source Select B Register 1	GPIO_1_ICB1	0x00000000
0x0138	GPIO Input Source Select B Register 2	GPIO_1_ICB2	0x00000000
0x013C	GPIO Data Register	GPIO_1_DREG	0x00000000
0x0140	GPIO Interrupt Configuration Register 1	GPIO_1_ICR1	0x00000000
0x0144	GPIO Interrupt Configuration Register 2	GPIO_1_ICR2	0x00000000
0x0148	GPIO Interrupt Enable Register	GPIO_1_IMR	0x00000000
0x014C	GPIO Interrupt Status Register	GPIO_1_ISR	0x00000000
0x0150	GPIO Pull Select Register	GPIO_1_PUSE	0x00000000
0x0210	GPIO Control Register	GPIO_2_CTRL	0x00000000
0x0214	GPIO Function Register	GPIO_2_FUNC	0x00000000
0x0218	GPIO Mode Register	GPIO_2_GIUS	0x00000000
0x021C	GPIO Pull Enable Register	GPIO_2_PUEN	0xFFFFFFFF
0x0220	GPIO Data Direction Register	GPIO_2_DDIR	0x00000000

0x0224	GPIO Output Source Select Register 1	GPIO_2_OCR1	0x00000000
0x0228	GPIO Output Source Select Register 2	GPIO_2_OCR2	0x00000000
0x022C	GPIO Input Source Select A Register 1	GPIO_2_ICA1	0x00000000
0x0230	GPIO Input Source Select A Register 2	GPIO_2_ICA2	0x00000000
0x0234	GPIO Input Source Select B Register 1	GPIO_2_ICB1	0x00000000
0x0238	GPIO Input Source Select B Register 2	GPIO_2_ICB2	0x00000000
0x023C	GPIO Data Register	GPIO_2_DREG	0x00000000
0x0240	GPIO Interrupt Configuration Register 1	GPIO_2_ICR1	0x00000000
0x0244	GPIO Interrupt Configuration Register 2	GPIO_2_ICR2	0x00000000
0x0248	GPIO Interrupt Enable Register	GPIO_2_IMR	0x00000000
0x024C	GPIO Interrupt Status Register	GPIO_2_ISR	0x00000000
0x0250	GPIO Pull Select Register	GPIO_2_PUSE	0x00000000
0x0310	GPIO Control Register	GPIO_3_CTRL	0x00000000
0x0314	GPIO Function Register	GPIO_3_FUNC	0x00000000
0x0318	GPIO Mode Register	GPIO_3_GIUS	0x00000000
0x031C	GPIO Pull Enable Register	GPIO_3_PUEN	0xFFFFFFFF
0x0320	GPIO Data Direction Register	GPIO_3_DDIR	0x00000000
0x0324	GPIO Output Source Select Register 1	GPIO_3_OCR1	0x00000000
0x0328	GPIO Output Source Select Register 2	GPIO_3_OCR2	0x00000000
0x032C	GPIO Input Source Select A Register 1	GPIO_3_ICA1	0x00000000
0x0330	GPIO Input Source Select A Register 2	GPIO_3_ICA2	0x00000000
0x0334	GPIO Input Source Select B Register 1	GPIO_3_ICB1	0x00000000
0x0338	GPIO Input Source Select B Register 2	GPIO_3_ICB2	0x00000000
0x033C	GPIO Data Register	GPIO_3_DREG	0x00000000
0x0340	GPIO Interrupt Configuration Register 1	GPIO_3_ICR1	0x00000000
0x0344	GPIO Interrupt Configuration Register 2	GPIO_3_ICR2	0x00000000
0x0348	GPIO Interrupt Enable Register	GPIO_3_IMR	0x00000000
0x034C	GPIO Interrupt Status Register	GPIO_3_ISR	0x00000000
0x0350	GPIO Pull Select Register	GPIO_3_PUSE	0x00000000
0x0410	GPIO Control Register	GPIO_4_CTRL	0x00000000
0x0414	GPIO Function Register	GPIO_4_FUNC	0x00000000
0x0418	GPIO Mode Register	GPIO_4_GIUS	0x00000000
0x041C	GPIO Pull Enable Register	GPIO_4_PUEN	0xFFFFFFFF
0x0420	GPIO Data Direction Register	GPIO_4_DDIR	0x00000000
0x0424	GPIO Output Source Select Register 1	GPIO_4_OCR1	0x00000000
0x0428	GPIO Output Source Select Register 2	GPIO_4_OCR2	0x00000000
0x042C	GPIO Input Source Select A Register 1	GPIO_4_ICA1	0x00000000
0x0430	GPIO Input Source Select A Register 2	GPIO_4_ICA2	0x00000000
0x0434	GPIO Input Source Select B Register 1	GPIO_4_ICB1	0x00000000
0x0438	GPIO Input Source Select B Register 2	GPIO_4_ICB2	0x00000000
0x043C	GPIO Data Register	GPIO_4_DREG	0x00000000
0x0440	GPIO Interrupt Configuration Register 1	GPIO_4_ICR1	0x00000000
0x0444	GPIO Interrupt Configuration Register 2	GPIO_4_ICR2	0x00000000
0x0448	GPIO Interrupt Enable Register	GPIO_4_IMR	0x00000000
0x044C	GPIO Interrupt Status Register	GPIO_4_ISR	0x00000000
0x0450	GPIO Pull Select Register	GPIO_4_PUSE	0x00000000

0x0510	GPIO Control Register	GPIO_5_CTRL	0x00000000
0x0514	GPIO Function Register	GPIO_5_FUNC	0x00000000
0x0518	GPIO Mode Register	GPIO_5_GIUS	0x00000000
0x051C	GPIO Pull Enable Register	GPIO_5_PUEN	0xFFFFFFFF
0x0520	GPIO Data Direction Register	GPIO_5_DIR	0x00000000
0x0524	GPIO Output Source Select Register 1	GPIO_5_OCR1	0x00000000
0x0528	GPIO Output Source Select Register 2	GPIO_5_OCR2	0x00000000
0x052C	GPIO Input Source Select A Register 1	GPIO_5_ICA1	0x00000000
0x0530	GPIO Input Source Select A Register 2	GPIO_5_ICA2	0x00000000
0x0534	GPIO Input Source Select B Register 1	GPIO_5_ICB1	0x00000000
0x0538	GPIO Input Source Select B Register 2	GPIO_5_ICB2	0x00000000
0x053C	GPIO Data Register	GPIO_5_DREG	0x00000000
0x0540	GPIO Interrupt Configuration Register 1	GPIO_5_ICR1	0x00000000
0x0544	GPIO Interrupt Configuration Register 2	GPIO_5_ICR2	0x00000000
0x0548	GPIO Interrupt Enable Register	GPIO_5_IMR	0x00000000
0x054C	GPIO Interrupt Status Register	GPIO_5_ISR	0x00000000
0x0550	GPIO Pull Select Register	GPIO_5_PUSE	0x00000000

## Register Description

### GPIO Device Identification Register

Offset Address

GPIO\_IDR

GPIO Device Identification Register

0x0000

BIT	31	30	29	28	27	26	25	24
NAME	CLID[15:8]							
TYPE	RO	RO	RO	RO	RO	RO	RO	RO
RESET	0	0	0	0	1	0	0	0
	0x08							
BIT	23	22	21	20	19	18	17	16
NAME	CLID[7:0]							
TYPE	RO	RO	RO	RO	RO	RO	RO	RO
RESET	0	0	0	0	0	0	1	0
	0x10							
BIT	15	14	13	12	11	10	9	8
NAME	DSGNR[5:0]						MAJOR[3:2]	
TYPE	RO	RO	RO	RO	RO	RO	RO	RO
RESET	0	0	0	0	0	0	0	0
	0x00							
BIT	7	6	5	4	3	2	1	0
NAME	MAJOR[1:0]		MINOR[5:0]					
TYPE	RO	RO	RO	RO	RO	RO	RO	RO
RESET	0	1	0	0	0	0	1	0
	0x42							

Table 9-2: GPIO Device Identification Register Description

Name	Description	Setting
CLID[15:0] Bit 31-16	<b>PCI Class Code</b> – This field represents the PCI class code of the GPIO.	0x0810
DSGNR[5:0] Bit 15-10	<b>Design Number</b> – This field represents the design number of the GPIO.	0x00
MAJOR[3:0] Bit 9-6	<b>Major Revision Number</b> – This field represents the major release of the GPIO.	0x01
MINOR[5:0] Bit 5-0	<b>Minor Revision Number</b> – This field represents the minor release of the GPIO.	0x02

# GPIO Capabilities Register

Offset Address

GPIO\_CAPR

GPIO Capabilities Register

0x0004

BIT	31	30	29	28	27	26	25	24
NAME								
TYPE	RO							
RESET	0	0	0	0	0	0	0	0
BIT	23	22	21	20	19	18	17	16
NAME								
TYPE	RO							
RESET	0	0	0	0	0	0	0	0
BIT	15	14	13	12	11	10	9	8
NAME								
TYPE	RO							
RESET	0	0	0	0	0	0	0	0
BIT	7	6	5	4	3	2	1	0
NAME								
TYPE	RO							
RESET	0	0	0	0	0	0	0	0

Table 9-3: GPIO Capabilities Register Description

Name	Description	Setting
Reserved Bit 31-0	Reserved	

## GPIO Control Registers

The GPIO Control Register contains the software reset and the port interrupt mask bits of the port. The reset sequence will take a 3 operating clock cycles and will self-clear once the operation has completed. The PMSK bit provides the interrupt masking capability at the port level.

GPIO_<N>_CTRL		GPIO Control Register							Offset Address 0x0010+N*0x100
BIT	31	30	29	28	27	26	25	24	
NAME									
TYPE	RO	RO	RO	RO	RO	RO	RO	RO	
RESET	0	0	0	0	0	0	0	0	
0x00									
BIT	23	22	21	20	19	18	17	16	
NAME									
TYPE	RO	RO	RO	RO	RO	RO	RO	RO	
RESET	0	0	0	0	0	0	0	0	
0x00									
BIT	15	14	13	12	11	10	9	8	
NAME									
TYPE	RO	RO	RO	RO	RO	RO	RO	RO	
RESET	0	0	0	0	0	0	0	0	
0x00									
BIT	7	6	5	4	3	2	1	0	
NAME							<b>PMSK</b>	<b>RST</b>	
TYPE	RO	RO	RO	RO	RO	RO	RW	RWAC	
RESET	0	0	0	0	0	0	0	0	
0x00									

**Table 9-4: GPIO Control Register Description**

Name	Description	Setting
<b>Reserved</b> Bit 31–2	<b>Reserved</b>	
<b>PMSK</b> Bit 1	<b>Port Interrupt Mask</b> – Writing a ‘1’ to this bit masked the interrupt from the port.	0 = Interrupt is not masked (default) 1 = Interrupt is masked
<b>RST</b> Bit 0	<b>Reset</b> – Writing a ‘1’ to this bit will reset the port. This bit will be cleared after the reset is completed.	0 = Default 1 = Reset active

## GPIO Function Registers

The GPIO Function Register controls the multiplexer in the IOMUX module to select between the primary peripheral function and alternate peripheral function.

GPIO_<N>_FUNC		GPIO Function Register							Offset Address
									0x0014+N*0x0100
BIT	31	30	29	28	27	26	25	24	
NAME	FUNC[31:24]								
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	
	0x00								
BIT	23	22	21	20	19	18	17	16	
NAME	FUNC[23:16]								
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	
	0x00								
BIT	15	14	13	12	11	10	9	8	
NAME	FUNC[15:8]								
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	
	0x00								
BIT	7	6	5	4	3	2	1	0	
NAME	FUNC[7:0]								
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	
	0x00								

**Table 9-5: GPIO Function Register Description**

Name	Description	Setting
<b>FUNC[31:0]</b> Bits 31-0	<b>Function Register</b> – This register selects between the primary and alternative functions of the pin. When the GPIO_MODE register is set for the corresponding pin, the register bit is ignored (not effective).	0 = Primary pin (default) 1 = Alternative pin

## GPIO Mode Registers

The GPIO Mode Register controls a multiplexer in the IOMUX module to select between peripheral function and GPIO function.

GPIO_<N>_MODE		GPIO Mode Register							Offset Address
									0x0018+N*0x0100
BIT	31	30	29	28	27	26	25	24	
NAME	MODE[31:24]								
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	
	0x00								
BIT	23	22	21	20	19	18	17	16	
NAME	MODE[23:16]								
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	
	0x00								
BIT	15	14	13	12	11	10	9	8	
NAME	MODE[15:8]								
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	
	0x00								
BIT	7	6	5	4	3	2	1	0	
NAME	MODE[7:0]								
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	
	0x00								

**Table 9-6: GPIO Mode Register Description**

Name	Description	Setting
<b>MODE[31:0]</b> Bit 31-0	<b>Mode Register</b> – This register controls the IOMUX multiplexing function. When it is set, the GPIO function is active and primary or alternate function selection is ignored for the corresponding bit.	0 = Multiplexed function (default) 1 = GPIO function active

## GPIO Pull Enable Registers

The GPIO Pull Enable Register enables or disables the weak pull-up/down resistor on the selected pin. Pin is tri-stated when the pull-up/down is disabled and not driven.

GPIO_<N>_PUEN		GPIO Pull Register							Offset Address
									0x001C+N*0x0100
BIT	31	30	29	28	27	26	25	24	
NAME	PUEN[31:24]								
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	1	1	1	1	1	1	1	1	
	0xFF								
BIT	23	22	21	20	19	18	17	16	
NAME	PUEN[23:16]								
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	1	1	1	1	1	1	1	1	
	0xFF								
BIT	15	14	13	12	11	10	9	8	
NAME	PUEN[15:8]								
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	1	1	1	1	1	1	1	1	
	0xFF								
BIT	7	6	5	4	3	2	1	0	
NAME	PUEN[7:0]								
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	1	1	1	1	1	1	1e	1	
	0xFF								

**Table 9-7: GPIO Pull Register Description**

Name	Description	Setting
<b>PUEN[31:0]</b> Bits 31-0	<b>Pull Enable</b> – The bits of this register are used to enable or disable a pull-up resistor connection to the corresponding pin.  When a bit is set to ‘1’, a pull resistor is connected and when cleared to ‘0’, the resistor is disconnected.	0 = Pin is tri-state when not driven 1 = Pin is pulled high/low when not driven (default)

## GPIO Data Direction Registers

The GPIO Data Direction Register determines the data direction of each pin.

GPIO_<N>_DIR		GPIO Data Direction Register							Offset Address
									0x0020+N*0x0100
BIT	31	30	29	28	27	26	25	24	
NAME	DIR[31:24]								
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	
0x00									
BIT	23	22	21	20	19	18	17	16	
NAME	DIR[23:16]								
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	
0x00									
BIT	15	14	13	12	11	10	9	8	
NAME	DIR[15:8]								
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	
0x00									
BIT	7	6	5	4	3	2	1	0	
NAME	DIR[7:0]								
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	
0x00									

**Table 9-8: GPIO Data Direction Register Description**

Name	Description	Setting
<b>DIR[31:-0]</b> Bits 31-0	<b>Data Direction Register</b> – This register controls direction of the pins in the GPIO port.	0 = Pin configured as input (default) 1 = Pin configured as output

## GPIO Output Source Select Registers 1

The GPIO Output Source Select Register selects one of the four possible sources for the output. Register 1 controls the lower 16 pins.

GPIO_<N>_OSS1		GPIO Output Source Select Register 1							Offset Address
									0x0024+N*0x0100
BIT	31	30	29	28	27	26	25	24	
NAME	OSS1								
	Pin 15		Pin 14		Pin 13		Pin 12		
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	
BIT	23	22	21	20	19	18	17	16	
NAME	OSS1								
	Pin 11		Pin 10		Pin 9		Pin 8		
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	
BIT	15	14	13	12	11	10	9	8	
NAME	OSS1								
	Pin 7		Pin 6		Pin 5		Pin 4		
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	
BIT	7	6	5	4	3	2	1	0	
NAME	OSS1								
	Pin 3		Pin 2		Pin 1		Pin 0		
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	

Table 9-9: GPIO Output Source Select Register 1 Description

Name	Description	Setting
OSS1 Bit 31-0	<b>Output Source Select Register 1</b> – This register controls pins output selection from AIN, BIN, CIN, or data register.	00 = Data Register (default) 01 = AIN 10 = BIN 11 = CIN

## GPIO Output Source Select Registers 2

The GPIO Output Source Select Register selects one of the four possible sources for the output. Register 2 controls the upper 16 pins.

GPIO_<N>_OSS2		GPIO Output Source Select Register 2							Offset Address
									0x0028+N*0x0100
BIT	31	30	29	28	27	26	25	24	
NAME	OSS2								
	Pin 31		Pin 30		Pin 29		Pin 28		
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	
BIT	23	22	21	20	19	18	17	16	
NAME	OSS2								
	Pin 27		Pin 26		Pin 25		Pin 24		
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	
BIT	15	14	13	12	11	10	9	8	
NAME	OSS2								
	Pin 23		Pin 22		Pin 21		Pin 20		
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	
BIT	7	6	5	4	3	2	1	0	
NAME	OSS2								
	Pin 19		Pin 18		Pin 17		Pin 16		
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	

Table 9-10: GPIO Output Source Select Register 2 Description

Name	Description	Setting
OSS2 Bit 31-0	<b>Output Source Select Register 2</b> – This register controls pins output selection from AIN, BIN, CIN, or data register.	00 = Data Register (default) 01 = AIN 10 = BIN 11 = CIN

## GPIO Input Source Select A Registers 1

The GPIO Input Source Select A Register selects one of the four possible sources for the alternative destination A. Register 1 controls the lower 16 pins.

GPIO_<N>_ISSA1		GPIO Input Source Select A Register 1							Offset Address
									0x002C+N*0x0100
BIT	31	30	29	28	27	26	25	24	
NAME	ISSA1								
	Pin 15		Pin 14		Pin 13		Pin 12		
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	
BIT	23	22	21	20	19	18	17	16	
NAME	ISSA1								
	Pin 11		Pin 10		Pin 9		Pin 8		
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	
BIT	15	14	13	12	11	10	9	8	
NAME	ISSA1								
	Pin 7		Pin 6		Pin 5		Pin 4		
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	
BIT	7	6	5	4	3	2	1	0	
NAME	ISSA1								
	Pin 3		Pin 2		Pin 1		Pin 0		
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	

Table 9-11: GPIO Input Configuration A Register 1 Description

Name	Description	Setting
ISSA1 Bit 31-0	<b>Source Select A Register 1</b> – This register controls the value driven to the AOUT port. GIN is the input value from the pad.	00 = GIN (default) 01 = Interrupt Status Register [pin] 10 = 0 11 = 1

## GPIO Input Source Select A Registers 2

The GPIO Input Source Select A Register selects one of the four possible sources for the alternative destination A. Register 2 controls the upper 16 pins.

GPIO_<N>_ISSA2		GPIO Input Source Select A Register 2							Offset Address
									0x0030+N*0x0100
BIT	31	30	29	28	27	26	25	24	
NAME	ISSA2								
	Pin 31		Pin 30		Pin 29		Pin 28		
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	
BIT	23	22	21	20	19	18	17	16	
NAME	ISSA2								
	Pin 27		Pin 26		Pin 25		Pin 24		
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	
BIT	15	14	13	12	11	10	9	8	
NAME	ISSA2								
	Pin 23		Pin 22		Pin 21		Pin 20		
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	
BIT	7	6	5	4	3	2	1	0	
NAME	ISSA2								
	Pin 19		Pin 18		Pin 17		Pin 16		
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	

Table 9-12: GPIO Input Source Select A Register 2 Description

Name	Description	Setting
ISSA2 Bit 31-0	<b>Input Source Select A Register 2</b> – This register controls the value driven to the AOUT port. GIN is the input value of the pad.	00 = GIN (default) 01 = Interrupt Status Register [pin] 10 = 0 11 = 1

## GPIO Input Source Select B Registers 1

The GPIO Input Source Select B Register selects one of the four possible sources for the alternate destination B. Register 1 controls the lower 16 pins.

GPIO_<N>_ISSB1		GPIO Input Source Select B Register 1							Offset Address
									0x0034+N*0x0100
BIT	31	30	29	28	27	26	25	24	
NAME	ISSB1								
	Pin 15		Pin 14		Pin 13		Pin 12		
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	
BIT	23	22	21	20	19	18	17	16	
NAME	ISSB1								
	Pin 11		Pin 10		Pin 9		Pin 8		
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	
BIT	15	14	13	12	11	10	9	8	
NAME	ISSB1								
	Pin 7		Pin 6		Pin 5		Pin 4		
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	
BIT	7	6	5	4	3	2	1	0	
NAME	ISSB1								
	Pin 3		Pin 2		Pin 1		Pin 0		
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	

Table 9-13: GPIO Input Source Select B Register 1 Description

Name	Description	Setting
ISSB1 Bit 31-0	<b>Input Source Select B Register 1</b> – This register controls the value driven to the BOUT port. GIN is the input value on the pad.	00 = GIN (default) 01 = Interrupt Status Register [pin] 10 = 0 11 = 1

## GPIO Input Source Select B Registers 2

The GPIO Input Source Select B Register selects one of the four possible sources for the alternate destination B. Register 2 controls the upper 16 pins.

GPIO_<N>_ISSB2		GPIO Input Source Select B Register 2							Offset Address
									0x0038+N*0x0100
BIT	31	30	29	28	27	26	25	24	
NAME	ISSB2								
	Pin 31		Pin 30		Pin 29		Pin 28		
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	
BIT	23	22	21	20	19	18	17	16	
NAME	ISSB2								
	Pin 27		Pin 26		Pin 25		Pin 24		
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	
BIT	15	14	13	12	11	10	9	8	
NAME	ISSB2								
	Pin 23		Pin 22		Pin 21		Pin 20		
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	
BIT	7	6	5	4	3	2	1	0	
NAME	ISSB2								
	Pin 19		Pin 18		Pin 17		Pin 16		
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	

Table 9-14: GPIO Input Source Select B Register 2 Description

Name	Description	Setting
ISSB2 Bit 31-0	<b>Input Source Select B Register 2</b> – This register controls the value driven to the BOUT port. GIN is the input value on the pad.	00 = GIN (default) 01 = Interrupt Status Register [pin] 10 = 0 11 = 1

## GPIO Data Registers

The GPIO Data Register contains the data to be driven to the output when selected by Output Configuration register. When read, it provides the sampled value of the GPIO input.

GPIO_<N>_DREG		GPIO Data Register							Offset Address
									0x003C+N*0x0100
BIT	31	30	29	28	27	26	25	24	
NAME	<b>DREG</b>								
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	
BIT	23	22	21	20	19	18	17	16	
NAME	<b>DREG</b>								
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	
BIT	15	14	13	12	11	10	9	8	
NAME	<b>DREG</b>								
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	
BIT	7	6	5	4	3	2	1	0	
NAME	<b>DREG</b>								
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	

**Table 9-15: GPIO Data Register Description**

Name	Description	Setting
<b>DREG</b> Bit 31-0	<b>Data Register</b> – This register contains the GPIO output values when the Output Configuration Register selects the DREG as the output for the pin. When read, it provides the sampled value of the GPIO pins.	0 = Output driven low (default) 1 = Output driven high

## GPIO Interrupt Configuration Registers 1

The GPIO Interrupt Configuration Register controls the interrupt configuration of the pin. Register 1 controls the lower 16 pins of the port.

GPIO_<N>_ICR1		GPIO Interrupt Configuration Register 1							Offset Address
									0x0040+N*0x0100
BIT	31	30	29	28	27	26	25	24	
NAME	ICR1								
	Pin 15		Pin 14		Pin 13		Pin 12		
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	
BIT	23	22	21	20	19	18	17	16	
NAME	ICR1								
	Pin 11		Pin 10		Pin 9		Pin 8		
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	
BIT	15	14	13	12	11	10	9	8	
NAME	ICR1								
	Pin 7		Pin 6		Pin 5		Pin 4		
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	
BIT	7	6	5	4	3	2	1	0	
NAME	ICR1								
	Pin 3		Pin 2		Pin 1		Pin 0		
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	

Table 9-16: GPIO Interrupt Configuration Register 1 Description

Name	Description	Setting
ICR1 Bit 31-0	GPIO Interrupt Configuration Register 1 – This register configures sensitivity of the interrupt based on one of the four options.	00 = Rising edge sensitive (default) 01 = Falling edge sensitive 10 = High level 11 = Low level

## GPIO Interrupt Configuration Registers 2

The GPIO Interrupt Configuration Register controls the interrupt configuration of the pin. Register 2 controls the upper 16 pins of the port.

GPIO_<N>_ICR2		GPIO Interrupt Configuration Register 2								Offset Address
										0x0044+N*0x0100
BIT	31	30	29	28	27	26	25	24		
NAME	ICR2									
	Pin 31		Pin 30		Pin 29		Pin 28			
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	0	
BIT	23	22	21	20	19	18	17	16		
NAME	ICR2									
	Pin 27		Pin 26		Pin 25		Pin 24			
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	0	
BIT	15	14	13	12	11	10	9	8		
NAME	ICR2									
	Pin 23		Pin 22		Pin 21		Pin 20			
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	0	
BIT	7	6	5	4	3	2	1	0		
NAME	ICR2									
	Pin 19		Pin 18		Pin 17		Pin 16			
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	0	

Table 9-17: GPIO Interrupt Configuration Register 2 Description

Name	Description	Setting
ICR2 Bit 31-0	GPIO Interrupt Configuration Register 1 – This register configures sensitivity of the interrupt based on one of the four options.	00 = Rising edge sensitive (default) 01 = Falling edge sensitive 10 = High level 11 = Low level

## GPIO Interrupt Enable Registers

The GPIO Interrupt Enable Register controls the interrupt bit masking of the pin.

GPIO_<N>_IER		GPIO Interrupt Enable Register							Offset Address
									0x0048+N*0x0100
BIT	31	30	29	28	27	26	25	24	
NAME	<b>IER</b>								
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	
BIT	23	22	21	20	19	18	17	16	
NAME	<b>IER</b>								
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	
BIT	15	14	13	12	11	10	9	8	
NAME	<b>IER</b>								
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	
BIT	7	6	5	4	3	2	1	0	
NAME	<b>IER</b>								
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0	0	0	0	0	0	0	0	

**Table 9-18: GPIO Interrupt Enable Register Description**

Name	Description	Setting
<b>IER</b> Bit 31-0	<b>Interrupt Enable Register</b> – This register is used to enable or disable the interrupt for the corresponding pin. Writing a ‘1’ to the bit enables the interrupt and writing a ‘0’ the bit disables the interrupt. The bit has no effect if the corresponding pin has not been configured as an interrupt input pin.	0 = Interrupt is disabled (default) 1 = Interrupt is enabled

## GPIO Interrupt Status Registers

The GPIO Interrupt Status Register indicates the occurrence of I/O interrupts. The associated bit is set when an event occurred.

GPIO_<N>_ISR		GPIO Interrupt Status Register							Offset Address
									0x004C+N*0x0100
BIT	31	30	29	28	27	26	25	24	
NAME	<b>ISR</b>								
TYPE	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	
RESET	0	0	0	0	0	0	0	0	
BIT	23	22	21	20	19	18	17	16	
NAME	<b>ISR</b>								
TYPE	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	
RESET	0	0	0	0	0	0	0	0	
BIT	15	14	13	12	11	10	9	8	
NAME	<b>ISR</b>								
TYPE	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	
RESET	0	0	0	0	0	0	0	0	
BIT	7	6	5	4	3	2	1	0	
NAME	<b>ISR</b>								
TYPE	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	RW1C	
RESET	0	0	0	0	0	0	0	0	

**Table 9-19: GPIO Interrupt Status Register Description**

Name	Description	Setting
<b>ISR</b> Bit 31-0	<b>GPIO Interrupt Status Register</b> – This register indicates the occurrence of the interrupt in the GPIO port. A bit is cleared by writing a “1” to the bit.	0 = No interrupt (default) 1 = Interrupt has occurred

## GPIO Pull Select Registers

The GPIO Pull Select Register controls the pull-up or pull-down of the pin.

GPIO_[1-6]_PSR		Pull Select Register							Offset Address
									0x0050+N*0x0100
BIT	31	30	29	28	27	26	25	24	
NAME	PUSE								
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	1	1	1	1	1	1	1	1	
BIT	23	22	21	20	19	18	17	16	
NAME	PUSE								
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	1	1	1	1	1	1	1	1	
BIT	15	14	13	12	11	10	9	8	
NAME	PUSE								
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	1	1	1	1	1	1	1	1	
BIT	7	6	5	4	3	2	1	0	
NAME	PUSE								
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	1	1	1	1	1	1	1	1	


**Table 9-20: GPIO Interrupt Enable Register Description**

Name	Description	Setting
<b>PUSE</b> Bit 31-0	<b>Pull Select Register</b> – This register bit level control the pull-up/pull-down selection for each pin of the GPIO port. The register bit control will only be effective if the corresponding Pull Enable Register bit was set.	1 = Pull-up 0 = Pull-down (default)

# 10 MIPI DSI TX (MIPITX)

## Features

MIPITX is a dual DSI TX module, support up to 2 clock lanes, 8 data lanes each capable of up to 1.5Gbps.



## References

MIPI DSI, DCS, D-PHY Standard

## Definitions

HS High Speed

LP Low Power

MCU Proprietary parallel interface between the MIPI RX IP and display display driver, which is for display driver register and memory access

RGB MIPI Alliance Standard for Display Pixel Interface v2.0 (DPI-2)

## Detailed Descriptions

### Multiple DSI Output (Video and Command)

MIPITX can support 1 DSI output.

For command outputs, the access would only be done on enabled DSI. Further, for write, it would be broadcast to whichever DSI that is forward-write enabled. For read command, if only one of the DSI is reverse-read enabled, then MIPITX will return the read data to upstream module from the particular DSI port. If multiple DSI are reverse-read enabled, only DSI0 read data is returned to upstream module.

## Programming Model

**Table 10-1: DSITX Register Summary**

Offset	Name	Mnemonic	Reset Value
0x000	Identification Register	IDR	0x0000_0040
0x004	Capability register	CAPR	0x0000_0000
0x008	Control Register	CTLR	0x0003_0008
0x00C	Video Timing Control 1 Register	VTC1R	0x0214_020A
0x010	Video Timing Control 2 Register	VTC2R	0x0438_020A
0x014	Video Configuration Register	VCFR	0x0100_0101
0x018	Trimming Control Register	TMCR	0x0000_0000
0x030	Watermark Register	WMR	0x0000_FFFF
0x034	Partition Register	PSTR	0x0000_FFFF
0x038	HS Transmission Timer Register	HTTR	0x0010_0000
0x03C	LP Receiving Timer Register	LRTR	0x0010_0000
0x040	Delay Adjust 1 Register	DA1R	0x2803_1402
0x044	Delay Adjust 2 Register	DA2R	0x0A0A_0416
0x048	Delay Adjust 3 Register	DA3R	0x1000_4510
0x04C	Analog Control Register	ACR	0xE31C_19A3
0x050	Video Bist 1 Register	VB1R	0x0000_0000
0x054	Video Bist 2 Register	VB2R	0x0000_0000
[0x080+(n*32)] + 0x000	DSIn Control Register	DSInCR	0x0300_000F(for n=0), 0x0300_000A(for n!=1)
[0x080+(n*32)] + 0x004	DSIn Video Register	DSInVR	0x0000_0400
[0x080+(n*32)] + 0x008	DSIn Ack Response Register	DnARR	0x0000_0000
[0x080+(n*32)] + 0x00C	DSIn Status Register	DnSR	0x0000_03C0
[0x080+(n*32)] + 0x010	DSIn Delay Control 1 Register	DSInDC1R	0x4040_4040
[0x080+(n*32)] + 0x014	DSIn Delay Control 2 Register	DSInDC2R	0x0040_4040

Note : n is the number of DSITX instantiated minus 1. For example if number of DSITX is 4, n = 3.



## Capability Register

Offset Address

CPAR

Capability Register

0x004

BIT	31	30	29	28	27	26	25	24
NAME	CAP[31:24]							
TYPE	RO							
RESET	0x00							
BIT	23	22	21	20	19	18	17	16
NAME	CAP[23:16]							
TYPE	RO							
RESET	0x00							
BIT	15	14	13	12	11	10	9	8
NAME	CAP[15:8]							
TYPE	RO							
RESET	0x00							
BIT	7	6	5	4	3	2	1	0
NAME	CAP[7:0]							
TYPE	RO							
RESET	0x00							

**Table 10-3:** Capability Register Description

Name	Description	Setting
CAP Bit 31-0	Capability	0x0000

## Control Register

Offset Address

CTLR

Control Register

0x008

BIT	31	30	29	28	27	26	25	24
NAME	<b>TM[1:0]</b>		<b>IBC</b>	<b>EIC[4:0]</b>				
TYPE	RW		RW	RW				
RESET	0x0		0x0	0x0	0x0	0x0	0x0	0x0
BIT	23	22	21	20	19	18	17	16
NAME	<b>LS_OUT[1:0]</b>		<b>LPD[5:0]</b>					
TYPE	RW		RW					
RESET	0x0		0x03					
BIT	15	14	13	12	11	10	9	8
NAME								
TYPE	RO	RO	RO	RO	RO	RO	RO	
RESET	0x0	0x0	0x0	0x0	0x0	0x0	0x0	
BIT	7	6	5	4	3	2	1	0
NAME	<b>VCTX</b>	<b>VBC</b>	<b>TXD</b>	<b>LPE</b>	<b>EOT</b>	<b>ECD</b>	<b>HCLK</b>	<b>CKE</b>
TYPE	RW	RW	RW	RW	RW	RW	RW	RW
RESET	0x0	0x0	0x0	0x0	0x1	0x0	0x0	0x0

Table 10-4: Control Register Description

Name	Description	Setting
<b>CKE</b> Bit 0	<b>Clock Lane Enable</b> – This bit controls the clock lane mode when data lane enters LP mode	0 = Clock lane will enter LP mode, if it is not in reverse direction communication.  Clock lane will follow the setting of <b>HCLK</b> , if it is in reverse direction communication.  1 = Clock lane will enter HS mode for all the cases.
<b>HCLK</b> Bit 1	<b>HS Clock Disable</b> – This bit controls the clock lane behavior during the reverse direction communication. This bit takes effect only when both <b>CKE</b> and <b>VEN</b> are 0.	0 = HS clock is enabled 1 = HS clock is disabled
<b>ECD</b> Bit 2	<b>ECC CRC Check Disable</b> – This bit specifies whether DSITX will perform ECC and CRC checking for the packets received from the MIPI slave.	0 = Enabled 1 = Disabled
<b>EOT</b> Bit 3	<b>EOT Packet Enable</b> – This bit specifies whether the SSD2850 will send out the EOT packet at the end of HS transmission or not.	0 = Do not send 1 = Send
<b>LPE</b> Bit 4	<b>Long Packet Enable</b> – This bit specifies whether the DSITX will send out a Generic Long Write Packet or Generic Short Write Packet when the payload is no more than 2 bytes.  It also specifies whether the DSITX will send out a DCS Long Write Packet or DCS Short Write Packet when the payload is no more than 1 byte.	0 = Short Packet 1 = Long Packet
<b>TXD</b>	<b>Transmit Disable</b> – This bit specifies whether	0 = Transmit on

Bit 5	<p>the DSITX will disable the sending of MIPI Packets stored in the buffers.</p> <p>Software can enable <b>TXD</b>, fill out the buffers and then disable it to send all packets out in 1 burst.</p>	1 = Transmit halt
<b>VBC</b> Bit 6	<b>Video BroadCast</b> – This bit defines how DSITX handles video line input.	<p>0 = Video line is sliced according to number of MIPI DSITX selected.</p> <p>1 = Video line is repeated according to number of MIPI DSITX selected.</p>
<b>VCTX</b> Bit 7	<b>Output VC follows TX</b> – This bit controls the output VC for DSITX.	<p>0 = Output VC follows the input VC</p> <p>1 = Output VC follows the registered VC</p>
<b>Reserved</b> Bit 9-8	<b>Reserved</b>	
<b>Reserved</b> Bit 10	<b>Reserved</b>	
<b>Reserved</b> Bit 11	<b>Reserved</b>	
<b>Reserved</b> Bit 15-12		
<b>LPD</b> Bit 21-16	<b>LP Clock Divider</b> – These bits give the divider value for generating the LP mode clock from the byte clock.	<p>0x0 = Divide by 1</p> <p>0x1 = Divide by 2</p> <p>...</p> <p>0x3F = Divide by 64</p>
<b>LS_OUT</b> Bit 23-22	<p><b>Lane Select Output</b> – These bits select the number of lane used for all DSITX.</p> <p>Note : In 3-DSI mode, only 1-lane or 2-lane mode is possible.</p>	<p>00 = 1-lane mode</p> <p>01 = 2-lane mode</p> <p>10 = 3-lane mode</p> <p>11 = 4-lane mode</p>
<b>EIC</b> Bit 28-24	<b>Error Injection Control</b> – These bits control the position of the error being injected for testing. It is only applicable when <b>TM</b> is 01.	
<b>IBC</b> Bit 29	<p><b>Ignore Bus Contention</b> – This bit is to disable bus contention reported by the Analog Phy.</p> <p>If this bit is disabled, whenever bus contention is detected, the state machine will ignore it and continue sending new packet if available. If this bit is enabled, the state machine will halt further transmission.</p>	<p>0 = Detect Bus contention from Analog Phy</p> <p>1 = Ignore Bus contention from Analog Phy</p>
<b>TM</b> Bit 31-30	<b>Test Mode</b> – These bits select whether to inject CRC/ECC error for the outgoing streams. They are used for debugging purpose only. They should be set to 00 in normal mode.	<p>00 = Normal mode</p> <p>01 = Inject CRC error</p> <p>10 = Inject 1 bit ECC error</p> <p>11 = Inject 2 bit ECC error</p>

## Video Timing Control 1 Register

Offset Address

VTC1R

Video Timing Control Register

0x00C

BIT	31	30	29	28	27	26	25	24
NAME	VBP[7:0]							
TYPE	RW							
RESET	0x02							
BIT	23	22	21	20	19	18	17	16
NAME	HBP[7:0]							
TYPE	RW							
RESET	0x14							
BIT	15	14	13	12	11	10	9	8
NAME	VSA[7:0]							
TYPE	RW							
RESET	0x02							
BIT	7	6	5	4	3	2	1	0
NAME	HSA[7:0]							
TYPE	RW							
RESET	0x0A							

Table 10-5: Video Timing Control 1 Register Description

Name	Description	Setting
<b>HSA</b> Bit 7-0	<b>Horizontal Sync Active period for DSITX</b> – These bits specify the Hsync active period. The Hsync active period is from the Hsync falling edge to rising edge, in terms of pclk. It is only used in non-burst mode with Sync pulses when <b>VM = 00</b> , where MIPITX generates blanking packet in-between the Hsync Sync Start and End packet.	The minimum value is 1.
<b>VSA</b> Bit 15-8	<b>Vertical Sync Active Period for DSITX</b> – These bits specify the Vsync active period. The Vsync active period is from the Vsync falling edge to rising edge, in terms of Hsync pulses. It is only used in non-burst mode with Sync pulses when <b>VM = 00</b> , where MIPITX generates the Hsync Sync Start and End packet per line.	The minimum value is 1.
<b>HBP</b> Bit 23-16	<b>Horizontal Back Porch Period for DSITX</b> – These bits specify the horizontal back porch period in terms of pclk. The horizontal back porch period depends on the non-burst mode setting, <b>VM</b> .  If the mode is non-burst mode with Sync pulses ( <b>VM = 00</b> ), it is from the Hsync rising edge to the start of the valid display pixel. If the mode is non-burst mode with Sync events, it is from the Hsync falling edge to the start of the valid display pixel. If the mode is burst mode, it is the same as the non-burst mode with Sync events.	<u>Non-burst Sync Event or Burst mode</u> HT = HBP + HACT + HFP  <u>Non-burst Sync Pulses</u> VT = HSA + HBP + HACT + HFP
<b>VBP</b> Bit 31-24	<b>Vertical Back Porch Period for DSITX</b> – These bits specify the vertical back porch period in terms of Hsync pulses. The vertical back porch period depends on the video mode setting,	<u>Non-burst Sync Event or Burst mode</u> VT = VBP + /VEN + VFP

	<p><b>VM.</b></p> <p>If the mode is non-burst mode with Sync pulses, it is from the Vsync rising edge to the Hsync of the first line of active display.</p> <p>If the mode is non-burst mode with Sync events, it is from the Vsync falling edge to the Hsync of the first line of active display.</p> <p>If the mode is burst mode, it is the same as the non-burst mode with Sync events.</p>	<p><u>Non-burst Sync Pulses</u></p> $VT = VSA + VBP + VACT + VFP$
--	---	---

## Video Timing Control 2 Register

Offset Address

VTC2R

Video Timing Control 2 Register

0x010

BIT	31	30	29	28	27	26	25	24
NAME	VACT[15:8]							
TYPE	RW							
RESET	0x04							
BIT	23	22	21	20	19	18	17	16
NAME	VACT[7:0]							
TYPE	RW							
RESET	0x38							
BIT	15	14	13	12	11	10	9	8
NAME	VFP[7:0]							
TYPE	RW							
RESET	0x02							
BIT	7	6	5	4	3	2	1	0
NAME	HFP[7:0]							
TYPE	RW							
RESET	0x0A							

Table 10-6: Video Timing Control 2 Register Description

Name	Description	Setting
<b>HFP</b> Bit 7-0	<b>Horizontal Front Porch Period for DSITX</b> – These bits specify the horizontal front porch period in terms of pelk. The horizontal front porch period is from the end of the valid display pixel to the next Hsync falling edge.	
<b>VFP</b> Bit 15-8	<b>Vertical Front Porch Period for DSITX</b> – These bits specify the vertical front porch period in terms of Hsync pulses. The vertical front porch period is from the first Hsync after the last line of active display to the next Vsync falling edge.	
<b>VACT</b> Bit 31-16	<b>Vertical Active Period for DSITX</b> – These bits specify the vertical active period in terms of Hsync pulses of the output video packet of DSITX.	

## Video Configuration Register

Offset Address

VCFR

Video Configuration Register

0x014

BIT	31	30	29	28	27	26	25	24
NAME	<b>VBS</b>	<b>VBE</b>	<b>PNB[5:0]</b>					
TYPE	RW	RW	RW					
RESET	0x0	0x0	0x01					
BIT	23	22	21	20	19	18	17	16
NAME	<b>VCN[3:0]</b>				<b>VFN[3:0]</b>			
TYPE	RW				RW			
RESET	0x0				0x0			
BIT	15	14	13	12	11	10	9	8
NAME	<b>VB_MODE[1:0]</b>						<b>END</b>	<b>CO</b>
TYPE	RW				RO	RO	RO	RW
RESET	0x0				0x0	0x0	0x0	0x1
BIT	7	6	5	4	3	2	1	0
NAME		<b>VEC</b>	<b>CBM</b>	<b>NVB</b>	<b>BLLP</b>	<b>VCS</b>	<b>VM[1:0]</b>	
TYPE	RO	RW	RW	RW	RW	RW	RW	RW
RESET	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x1

Table 10-7: Video Configuration Register Description

Name	Description	Setting
<b>VM</b> Bit 1-0	<b>Video Mode</b> – These bits specify the video mode the DSITX will use when RGB interface is selected. Please refer to MIPI DSI for the definition of different modes.	00 = Non burst mode with sync pulses 01 = Non burst mode with sync events 10 = Burst mode 11 = Reserved
<b>VCS</b> Bit 2	<b>Video Clock Suspend</b> – This bit specifies the clock lane behavior. This bit is only applicable for burst mode. When the video mode is non-burst mode, the clock lane will remain in HS mode all the time.	0 = The clock lane remains in HS mode, when there is no data to transmit. 1 = The clock lane enters LP mode when there is no data to transmit.
<b>BLLP</b> Bit 2	<b>Blanking or Low Power Interval</b> – This bit specifies the DSITX operation during BLLP period. This bit takes effect only for non burst mode. When the video mode is burst mode, the DSITX will not send any blanking packet during BLLP. It will enter LP mode. The DSITX will stay in LP mode after sending the non video data (if there is any), until the BLLP period ends. The DSITX will use this bit to decide whether to send blanking packet or enter LP mode after sending non video data (if there is any), until the <b>BLLP</b> period ends. Please note that entering and exiting from LP mode needs more time, as the speed of LP mode is slow. It is the responsibility of the host processor to make sure that the period is long enough to finish the data transfer and the timing of Hsync and Vsync is not affected.	0 = Blanking packet will be sent during BLLP period. 1 = LP mode will be used during BLLP period.
<b>NVB</b> Bit 4	<b>Non Video Data Burst Mode Control</b> – This bit specifies how non-video data will be	0 = Non video data will be transmitted during any BLLP

	interleaved with video data transmission in burst mode.	period 1 = Non video data will only be transmitted during vertical blanking period
<b>CBM</b> Bit 5	<b>Compress Burst Mode Control</b> – If the mode is burst and this bit is 1, DSITX will send video packet in compressed burst mode (i.e. no blanking packet after horizontal sync packet)	0 = Video with blanking packet 1 = Video with no blanking packet
<b>VEC</b> Bit 6	<b>Video Enable Control</b> – This bit controls how command is handled during video mode, <b>VEN</b> .  When <b>VEC</b> =0, any command received will output immediately if there is no video packet to send.  When <b>VEC</b> =1, any command received will only be output during the blanking period after first video packet is received. If there is no video packet to be sent, the command is held.	0 = Command packet will be sent immediately when there is no video to send.  1 = Command packet will be sent after video packet are sent during Vertical blanking period for Non-burst video transfer or Vertical/Horizontal blanking period for Burst video transfer.
<b>Reserved</b> Bit 7		
<b>CO</b> Bit 8	<b>Color Order</b> – This bit specifies the order of the color component in the pixel. During video mode transmission, this bit must be set to 1 so as to follow the MIPI DSI specification.	0 = RGB. R is in the higher portion of the pixel. 1 = BGR. B is in the higher portion of the pixel.
<b>END</b> Bit 9	<b>ENDian-ness</b> – This bit specifies the endianness of the data transmitted over the serial link. During video mode transmission, this bit must be set to 0 so as to follow the MIPI DSI specification.	0 = Least significant byte sent first 1 = Most significant byte sent first
<b>Reserved</b> Bit 12-10		
<b>VB_MODE</b> Bit 15-13	<b>Video Bist Mode</b> – These bits select the Video BIST mode to be used when Video Bist is enabled.	000 = Fixed data 001 = In Increment order 010 = In decrement order 011 = Random data 1xx = Follow a color sequence (Red -> Green -> Blue -> Black-> White)
<b>VFN</b> Bit 19-16	<b>Vertical Front Porch Non-video data window</b> – These fields specify the number of vertical back porch counting backward from the first vertical active line in which non-video data is not allowed to be sent via MIPI link.  This field is only valid when <b>VEN</b> is 1. This field should not larger than <b>VBP</b> . If it is larger, the internal logic will cap this field to <b>VBP</b> .	
<b>VBN</b> Bit 23-20	<b>Vertical Back Porch Non-video data window</b> – These fields specify the number of vertical front porch from the last vertical active line in which non-video data is not allowed to be sent via MIPI link.  This field is only valid when <b>VEN</b> is 1. This field should not larger than <b>VFP</b> . If it is larger, the internal logic will cap this field to <b>VFP</b> .	
<b>PNB</b> Bit 29-24	<b>Packet Number in Blanking Period</b> – These bits control the number of packet to send during	

	video mode blanking period.	
<b>VBE</b> Bit 30	<b>Video Bist Enable</b> – This bit enables the video bist function. The DSITX will automatically send the color, red, green, blue, black and white repeatedly base on current setting. This bit should be 0 in normal mode	
<b>VBS</b> Bit 31	<b>Video Bist Start</b> – This bit starts the video bist process. Once clear, the video bist engine will stop at the frame boundary. The software should wait for at least 1 frame time before disabling the <b>VBE</b> bit.	

## Trimming Control Register

Offset Address

TMCR

Trimming Control Register

0x018

BIT	31	30	29	28	27	26	25	24
NAME								
TYPE	RO	RO	RO	RO	RO	RO	RO	RO
RESET	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x0
BIT	23	22	21	20	19	18	17	16
NAME						<b>FBW</b>	<b>REN</b>	<b>DCS</b>
TYPE	RO	RO	RO	RO	RO	RW	RW	RW
RESET	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x0
BIT	15	14	13	12	11	10	9	8
NAME	<b>TDC[7:0]</b>							
TYPE	RW							
RESET	0x00							
BIT	7	6	5	4	3	2	1	0
NAME	<b>TRM_CMD[7:4]</b>				<b>TRM_CMD[3:0]/XR_FLT[3:0]</b>			
TYPE	RW				RW			
RESET	0x0				0x0			

Table 10-8: Trimming Control Register Description

Name	Description	Setting
<b>TRM_CMD [3:0]/XR_FLT</b> Bit 3-0	<b>Trimming Command[3:0]/XOR FILTER[3:0]</b> – These bits define the lower 4 bits of the command header byte to be used in auto-trimming mode, when <b>TRIM_EN</b> =1, where DSITX send out a read request to the MIPI receiver.  When XOR calibration is enabled, these bits define the filter to qualify the XOR calibration pulse width.	
<b>TRM_CMD [7:4]</b> Bit 7-4	<b>Trimming Command[7:4]</b>	
<b>TDC</b> Bit 15-8	<b>Transmit Data Count</b> – These bits indicate the number of bytes to write to the MIPI slave when auto-trimming mode is enabled.	
<b>DCS</b> Bit 16	<b>DCS or Generic</b> – This bit indicates the type of DSI packet sent when auto-trimming mode is enabled.	
<b>REN</b> Bit 17	<b>Read Enable</b> – This bit indicates the type of access to the MIPI slave when auto-trimming mode.	
<b>FBW</b> Bit 18	<b>Force Bus Turnaround after Write</b> – This bit will force an automatic Bus Turnaround when a write is initiated to the MIPI slave when auto-trimming mode is enabled.	
<b>Reserved</b> Bit 31-19		

## Watermark Register

Offset Address

WMR

Watermark Register

0x030

BIT	31	30	29	28	27	26	25	24
NAME								
TYPE	RO	RO	RO	RO	RO	RO	RO	RO
RESET	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x0
BIT	23	22	21	20	19	18	17	16
NAME								
TYPE	RO	RO	RO	RO	RO	RO	RO	RO
RESET	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x0
BIT	15	14	13	12	11	10	9	8
NAME	<b>WM[15:8]</b>							
TYPE	RW							
RESET	0xFF							
BIT	7	6	5	4	3	2	1	0
NAME	<b>WM[7:0]</b>							
TYPE	RW							
RESET	0xFF							

**Table 10-9:** Watermark Register Description

Name	Description	Setting
<b>WM</b> Bit 15-0	<p><b>WaterMark</b> – These bits specify when the buffer will start transferring relative to hsync.</p> <p>By allowing simultaneous read and write on the line buffer, it can support video line longer than the physical line buffer.</p> <p>The watermark has to be more than half a line to avoid buffer underflow</p> <p>If the next hsync is detected before the watermark is reached, then the buffer will start transferring anyway and the watermark counter will be reset.</p> <p>Unit : # byte clock</p>	
<b>Reserved</b> Bit 31-16		

# Partition Register

Offset Address

PSTR

Partition Register

0x034

BIT	31	30	29	28	27	26	25	24
NAME								
TYPE	RO	RO	RO	RO	RO	RO	RO	RO
RESET	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x0
BIT	23	22	21	20	19	18	17	16
NAME								
TYPE	RO	RO	RO	RO	RO	RO	RO	RO
RESET	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x0
BIT	15	14	13	12	11	10	9	8
NAME	<b>PST[15:8]</b>							
TYPE	RW							
RESET	0xFF							
BIT	7	6	5	4	3	2	1	0
NAME	<b>PST[7:0]</b>							
TYPE	RW							
RESET	0xFF							

**Table 10-10:** Partition Register Description

Name	Description	Setting
<b>PST</b> Bit 15-0	<p><b>Packet Size Threshold</b> – These bits give the threshold value for partitioning the incoming long packet data into smaller packets. The partitioning only applies to the DCS Long Write packet with DCS command being 0x2C or 0x3C. The payload will be partitioned into multiple packets.</p> <p>The <b>PST</b> represents the threshold in term of bytes.</p>	<p>The maximum value allowed is the line buffer size.</p> <p><b>PST</b> will allows auto insertion of 0x3C at the <b>PST</b> boundary(Partition mode).</p> <p>If the user tries to program a larger value than the maximum allowed value into this field, DSITX will cap the value to the maximum value.</p>
<b>Reserved</b> Bit 31-16		

# HS Transmit Timer Register

Offset Address

**HTTR** **HS Transmit Timer Register** **0x038**

BIT	31	30	29	28	27	26	25	24
NAME	<b>HTT[31:24]</b>							
TYPE	RW							
RESET	0x00							
BIT	23	22	21	20	19	18	17	16
NAME	<b>HTT[23:16]</b>							
TYPE	RW							
RESET	0x10							
BIT	15	14	13	12	11	10	9	8
NAME	<b>HTT[15:8]</b>							
TYPE	RW							
RESET	0x00							
BIT	7	6	5	4	3	2	1	0
NAME	<b>HTT[7:0]</b>							
TYPE	RW							
RESET	0x00							

**Table 10-11:** HS Transmit Timer Register Description

Name	Description	Setting
<b>HTT[31:0]</b> Bit 31-0	<p><b>HS TX Timer</b> – These bits specify the HS TX timer timeout value. PLL reference clock is used to increment an internal timer.</p> <p>The timer starts when the DSITX enters HS transmit mode. When the DSITX exits from HS transmit mode, the timer will be reset. If the timer expires before the end of HS transmission, the DSITX will signal an error and switch to LP mode to continue the transmission.</p> <p>Software intervention is required so that the DSITX can go back to proper HS transmission mode.</p>	

## LP Receive Timer Register

Offset Address

LRTR

LP Receive Timer Register

0x03C

BIT	31	30	29	28	27	26	25	24
NAME	LRT[31:24]							
TYPE	RW							
RESET	0x00							
BIT	23	22	21	20	19	18	17	16
NAME	LRT[23:16]							
TYPE	RW							
RESET	0x10							
BIT	15	14	13	12	11	10	9	8
NAME	LRT[15:8]							
TYPE	RW							
RESET	0x00							
BIT	7	6	5	4	3	2	1	0
NAME	LRT[7:0]							
TYPE	RW							
RESET	0x00							

**Table 10-12:** LP Receive Timer Register Description

Name	Description	Setting
<b>LRT[31:0]</b> Bit 31-0	<p><b>LP RX Timer</b> – These bits specify the LP RX timer timeout value. PLL reference clock is used to increment an internal timer.</p> <p>The timer starts when the DSITX enters LP receive mode. When the DSITX exits from LP receive mode, the timer will be reset. If the timer expires before exiting from LP receive mode, the DSITX will signal an error and switch to LP transmit mode. The DPHY will drive the data lane to LP11 state.</p> <p>Software intervention is required so that any possible error could be cleared.</p>	

## Delay Adjustment 1 Register

Offset Address

DA1R

Delay Adjustment 1 Register

0x040

BIT	31	30	29	28	27	26	25	24
NAME	<b>CZD[7:0]</b>							
TYPE	RW							
RESET	0x14							
BIT	23	22	21	20	19	18	17	16
NAME	<b>CPD[7:0]</b>							
TYPE	RW							
RESET	0x02							
BIT	15	14	13	12	11	10	9	8
NAME	<b>HZD[7:0]</b>							
TYPE	RW							
RESET	0x14							
BIT	7	6	5	4	3	2	1	0
NAME	<b>HPD[7:0]</b>							
TYPE	RW							
RESET	0x02							

**Table 10-13:** Delay Adjustment 1 Register Description

Name	Description	Setting
<b>HPD</b> Bit 7-0	<b>HS Prepare Delay</b> – These bits specify the number of byte clock for HS prepare delay period $T_{HS-PREPARE}$ for DSITX.	Minimum value is 1.
<b>HZD</b> Bit 15-8	<b>HS Zero Delay</b> – These bits specify the number of byte clock for HS zero delay period $T_{HS-ZERO}$ for DSITX.	Minimum value is 1.
<b>CPD</b> Bit 23-16	<b>CLK Prepare Delay</b> – These bits specify the number of byte clock for CLK prepare delay period $T_{CLK-PREPARE}$ for DSITX.	Minimum value is 1.
<b>CZD</b> Bit 31-24	<b>CLK Zero Delay</b> – These bits specify the number of byte clock for CLK zero delay period $T_{CLK-ZERO}$ for DSITX.	Minimum value is 1.

## Delay Adjustment 2 Register

Offset Address

DA2R

Delay Adjustment 2 Register

0x044

BIT	31	30	29	28	27	26	25	24
NAME	<b>CTD[7:0]</b>							
TYPE	RW							
RESET	0x0A							
BIT	23	22	21	20	19	18	17	16
NAME	<b>HTD[7:0]</b>							
TYPE	RW							
RESET	0x0A							
BIT	15	14	13	12	11	10	9	8
NAME	<b>CPED[7:0]</b>							
TYPE	RW							
RESET	0x04							
BIT	7	6	5	4	3	2	1	0
NAME	<b>CPTD[7:0]</b>							
TYPE	RW							
RESET	0x16							

**Table 10-14:** Delay Adjustment 2 Register Description

Name	Description	Setting
<b>CPED</b> Bit 7-0	<b>CLK Pre Delay</b> – These bits specify the number of byte clock for CLK pre delay period $T_{CLK-PER}$ for DSITX.	Minimum value is 1.
<b>CPTD</b> Bit 15-8	<b>CLK Post Delay</b> – These bits specify the number of byte clock for CLK post delay period $T_{CLK-POST}$ for DSITX.	Minimum value is 1.
<b>HTD</b> Bit 23-16	<b>HS Trail Delay</b> – These bits specify the number of byte clock for HS trail delay period $T_{HS-TRAIL}$ for DSITX.  Please note that the minimum value for the $T_{HS-TRAIL}$ is 3.	Minimum value is 1.
<b>CTD</b> Bit 31-24	<b>CLK Trail Delay</b> – These bits specify the number of byte clock for CLK trail delay period $T_{CLK-TRAIL}$ for DSITX.	Minimum value is 1.

## Delay Adjustment 3 Register

Offset Address

DA3R

Delay Adjustment 3 Register

0x048

BIT	31	30	29	28	27	26	25	24	
NAME	<b>WUD[15:8]</b>								
TYPE	RW								
RESET	0x10								
BIT	23	22	21	20	19	18	17	16	
NAME	<b>WUD[7:0]</b>								
TYPE	RW								
RESET	0x00								
BIT	15	14	13	12	11	10	9	8	
NAME	<b>TGO[3:0]</b>				<b>TGET[3:0]</b>				
TYPE	RW				RW				
RESET	0x4				0x5				
BIT	7	6	5	4	3	2	1	0	
NAME	<b>HED[5:0]</b>								
TYPE	RO	RO						RW	
RESET	0x0	0x0						0x10	

Table 10-15: Delay Adjustment 3 Register Description

Name	Description	Setting
<b>HED</b> Bit 5-0	<b>HS Exit Delay</b> – These bits specify the number of byte clock for HS exit delay period for data and clock lane.	Minimum value is 1.
<b>Reserved</b> Bit 7-6		
<b>TGET</b> Bit 11-8	<b>TA Get Delay</b> – These bits specify the number of $T_{LPX}$ for TA get delay period $T_{TA-GET}$ for DSITX.	
<b>TGO</b> Bit 15-12	<b>TA Go Delay</b> – These bits specify the number of $T_{LPX}$ for TA go delay period $T_{TA-GO}$ for DSITX.	
<b>WUD</b> Bit 31-16	<b>Wake Up Delay</b> – These bits specify the number of clock cycles for wake up delay period $T_{WAKEUP}$ for DSITX. The delay is used to wake up the MIPI slave from ULPS state. The clock is the low power clock.	Minimum value is 1.

## Analog Control Register

Offset Address

ACR

Analog Control Register

0x04C

BIT	31	30	29	28	27	26	25	24
NAME	CONTE2	CONTE1	CONTE0	ATC_V_DS11			ATC_I_DS11	
TYPE	RW	RW	RW	RW			RW	
RESET	0x1	0x1	0x1	0x0			0x3	
BIT	23	22	21	20	19	18	17	16
NAME	ATC_V_DSIn			ATC_I_DSIn		ABE	THFT1	THFT0
TYPE	RW			RW		RW	RW	RW
RESET	0x0			0x3		0x1	0x0	0x0
BIT	15	14	13	12	11	10	9	8
NAME	TLFT1	TLFT0	PREEM_SEL[2:0]			PREEM_MOD[1:0]		
TYPE	RW	RW	RW			RW		
RESET	0x0	0x0	0x3			0x1		
BIT	7	6	5	4	3	2	1	0
NAME	PREEM_E	HSTX_Z[1:0]		LPTXDS[1:0]		HSTX_DS[2:0]		
TYPE	RW	RW		RW		RW		
RESET	0x1	0x1		0x0		0x3		

Table 10-16: Analog Control Register Description

Name	Description	Setting
<b>HSTX_DS</b> Bit 2-0	<b>High Speed TX current Driver Selection</b> – These bits control the driving current for the TX in high speed mode.	
<b>LPTXDS</b> Bit 4-3	<b>Low Power TX Drive strength Selection</b> – These bits control the drive strength for the TX in low power mode.	
<b>HSTX_Z</b> Bit 6-5	<b>High Speed TX trimming</b> – These bits control the input trimming bits for the output impedance control.	
<b>PREEM_E</b> Bit 7	<b>PRE-EMphasis Enable</b> – This bit is used for HSTX.	
<b>PREEM_M DOE</b> Bit 10-8	<b>PRE-EMphasis Mode</b> – These bits are used for pre-emphasis mode selection.	
<b>PREEM_SE L</b> Bit 13-11	<b>PRE-EMphasis Select</b> – These bits are used for tap selection for pre-emphasis.	
<b>TLFT0</b> Bit 14	<b>Low power Low threshold 0</b> – This bit controls the low power receiver schmitt trigger low threshold selection bit 0.	
<b>TLFT1</b> Bit 15	<b>Low power Low threshold 1</b> – This bit controls the low power receiver schmitt trigger low threshold selection bit 1.	
<b>THFT0</b> Bit 16	<b>Low power High threshold 0</b> – This bit controls the low power receiver schmitt trigger high threshold selection bit 0.	
<b>THFT1</b> Bit 17	<b>Low power High threshold 1</b> – This bit controls the low power receiver schmitt trigger high threshold selection bit 1.	
<b>ABE</b> Bit 18	<b>Analog Bias Enable</b> – This bit enables the bias current to the MIPI TX block.	
<b>ATC_I[0]</b> Bit 20:19	<b>Analog Test Control pads for Current selection for DSITX0</b> – These bits provide the current selection for analog test control pads	

<b>ATC_V[0]</b> Bit 23:21	<b>Analog Test Control pads for Voltage selection for DSITX0</b> – These bits provide the voltage selection for analog test control pads	
<b>ATC_I[1]</b> Bit 25:24	<b>Analog Test Control pads for Current selection for DSITX1</b> – These bits provide the current selection for analog test control pads	
<b>ATC_V[1]</b> Bit 28:26	<b>Analog Test Control pads for Voltage selection for DSITX1</b> – These bits provide the voltage selection for analog test control pads	
<b>CONTE0</b> Bit 29	<b>Contention Enable for DSITX0</b> – This bit enables the MIPI Phy contention detection feature on DSITX0.	
<b>CONTE1</b> Bit 30	<b>Contention Enable for DSITX1</b> – This bit enables the MIPI Phy contention detection feature on DSITX1.	
<b>CONTE2</b> Bit 31	<b>Contention Enable for DSITX2</b> – This bit enables the MIPI Phy contention detection feature on DSITX2.	

## Video Bist 1 Register

Offset Address

VB1R

Video Bist 1 Register

0x050

BIT	31	30	29	28	27	26	25	24
NAME								
TYPE	RO	RO	RO	RO	RO	RO	RO	RO
RESET	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x0
BIT	23	22	21	20	19	18	17	16
NAME	<b>VBTD1[23:16]</b>							
TYPE	RW							
RESET	0x00							
BIT	15	14	13	12	11	10	9	8
NAME	<b>VBTD1[15:8]</b>							
TYPE	RW							
RESET	0x00							
BIT	7	6	5	4	3	2	1	0
NAME	<b>VBTD1[7:0]</b>							
TYPE	RW							
RESET	0x00							

**Table 10-17:** Video Bist 1 Register Description

Name	Description	Setting
<b>VBTD1</b> Bit 23-0	<b>Video Bist Test Data 1</b> – These bits are used for the first pixel of the video bist data input.	
<b>Reserved</b> Bit 31-24		

## Video Bist 2 Register

Offset Address

VB2R

Video Bist 2 Register

0x054

BIT	31	30	29	28	27	26	25	24
NAME								
TYPE	RO	RO	RO	RO	RO	RO	RO	RO
RESET	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x0
BIT	23	22	21	20	19	18	17	16
NAME	VBTD2[23:16]							
TYPE	RW							
RESET	0x00							
BIT	15	14	13	12	11	10	9	8
NAME	VBTD2[15:8]							
TYPE	RW							
RESET	0x00							
BIT	7	6	5	4	3	2	1	0
NAME	VBTD2[7:0]							
TYPE	RW							
RESET	0x00							

Table 10-18: Video Bist 2 Register Description

Name	Description	Setting
<b>VBTD2</b> Bit 23-0	<b>Video Bist Test Data 2</b> – These bits are used for the second pixel of the video bist data input. It is used only when VB_MODE = 0(Fixed Mode), VB_MODE = 3(Random Mode).	
<b>Reserved</b> Bit 31-24		

## DSIn Control Register(where n = 0 to 2)

DSInCR		DSIn Control Register								Offset Address
										[0x080+(n*32)] + 0x000
BIT	31	30	29	28	27	26	25	24		
NAME										
TYPE	RO	RO	RO	RO	RO	RO	RO	RO	RO	
RESET	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x0	
BIT	23	22	21	20	19	18	17	16		
NAME	<b>DXEn</b>	<b>DFEn</b>	<b>D3FEn</b>	<b>D2FEn</b>	<b>D1FEn</b>	<b>D0FEn</b>	<b>XTEn</b>	<b>RCTRn</b>		
TYPE	RW	RW	RW	RW	RW	RW	RW	RW	RW	
RESET	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x0	
BIT	15	14	13	12	11	10	9	8		
NAME		<b>DBGn</b>	<b>TMDn</b>	<b>TMPn</b>	<b>XRDn</b>	<b>XRSn</b>	<b>XREn</b>	<b>TMEn</b>		
TYPE	RO	RW	RO	RO	RO	RW	RW	RW		
RESET	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x0	
BIT	7	6	5	4	3	2	1	0		
NAME	<b>TRn</b>	<b>VCn[1:0]</b>		<b>TESMn</b>	<b>VEN_CT Rn</b>	<b>DRn</b>	<b>DWn</b>	<b>DSI_ ENn</b>		
TYPE	RWAC	RW		RW	RW	RW	RW	RW		
RESET	0x0	0x0		0x0	0x1	0x*	0x1	0x*		

Table 10-19: DSIn Control Register Description

Name	Description	Setting
<b>DSI_ENn</b> Bit 0	<b>DSITX n Enable</b> – This bit enables DSITX n function.	0 = Disable 1 = Enable  Note : For n=0, this bit is always 1.
<b>DWn</b> Bit 1	<b>DSITX n Forward Write Enable</b> – This bit enables all forward command write(DCS or Generic) packets. When disabled, DSITX will not transmit any command write packets.  This bit is not valid when either <b>DSIn_EN</b> is 0.	0 = Disable 1 = Enable
<b>DRn</b> Bit 2	<b>DSITX n Reverse Read Enable</b> – This bit enables all reverse communication from MIPI slave device to DSITX n when the command read(DCS or Generic) packets are received. When disabled, DSITXn will not transmit the command read packet.  If there are multiple DSITX instances, n=0 has the highest priority for read and the data from DSITXn will return to the MIPI host controller regardless of other reverse read enable bits.  The priority of the DSITX starts from 0 to the last DSITX n-1.	0 = Disable 1 = Enable  Note : For n=0, this default bit is 1.
<b>VEN_CTRn</b> Bit 3	<b>DSITX n Video Enable Control</b> – This bit enables video transmission from MIPI slave device to DSITX n when MIPI slave receive Video data.	0 = Disable 1 = Enable
<b>TESMn</b> Bit 4	<b>DSITXn Error Status Mask</b> – This bit enables the masking of error response received by DSITXn when it is selected for read operation.	0 = Disable Mask 1 = Enable Mask

<b>VCn</b> Bit 6-5	<b>Virtual Channel ID for DSITXn</b> – These bits specify the VC ID for the packets written by DSITXn.	
<b>TRn</b> Bit 7	<b>Trigger Reset for DSITXn</b> – This bit enables the DSI trigger reset function control feature on DSITXn. It is only valid when <b>DSIn_EN</b> is 1.	
<b>TME n</b> Bit 8	<b>Trimming Enable for DSITXn</b> – This bit starts the internal XOR calibration process and when the calibration is done, this bit will be auto clear and the status bit <b>TMPn</b> indicates that the calibration process is done.  Note : <b>TME n</b> is only valid for first( <b>DSI0CR</b> ) and second( <b>DSI1CR</b> ) DSI.	
<b>XRE n</b> Bit 9	<b>XOR Calibration Enable for DSITXn</b> – This bit starts the internal XOR calibration process and when the calibration is done, this bit will be auto clear and the status bit <b>TMPn</b> indicates that the calibration process is done.  Note : <b>XRE n</b> is only valid for first( <b>DSI0CR</b> ) and second( <b>DSI1CR</b> ) DSI. The <b>DSI_ENn</b> should be disabled first another re-calibration is required.	
<b>XRSn</b> Bit 10	<b>XOR Calibration Select for DSITXn</b> – This bit selects the internal byte data for calibration to be 8'hAA or 8'h55.  Note : <b>XRSn</b> is only valid for first( <b>DSI0CR</b> ) and second( <b>DSI1CR</b> ) DSI.	
<b>XRDn</b> Bit 11	<b>XOR Calibration Done for DSITXn</b> – This bit indicates if the trimming process is done. This bit will be cleared when read.  Note : <b>XRDn</b> is only valid for first( <b>DSI0CR</b> ) and second( <b>DSI1CR</b> ) DSI.	
<b>TMPn</b> Bit 12	<b>Trimming Pass for DSITXn</b> – This bit indicates if the trimming process is successful. It is valid when XRDn is set to 1.  Note : <b>TMPn</b> is only valid for first( <b>DSI0CR</b> ) and second( <b>DSI1CR</b> ) DSI.	
<b>TMDn</b> Bit 13	<b>Trimming Done for DSITXn</b> – This bit indicates if the trimming process is done.	
<b>DBGn</b> Bit 14	<b>Debug Select for DSITXn</b> – This bit enables the debug control feature on DSITXn. It is only valid when <b>DSIn_EN</b> is 1.	
<b>Reserved</b> Bit 15		
<b>RCTRn</b> Bit 16	<b>Analog Register Control for DSITXn</b> – This bit enables the control of the XOR feedback tuning through register bit [7:1] or through Analog Test mode.  This bit is used for internal testing and should be programmed to 0 for normal use.	0 = Controlled by Analog Test mode 1 = Controlled from Bit[7:1]
<b>XTE n</b> Bit 17	<b>XOR Tune Enable for DSITXn</b> – This bit enables the XOR Feedback Tuning when <b>RCTRn</b> is set.	0 = Disable 1 = Enable

	<p>This bit is used for internal testing and should be programmed to 0 for normal use.</p> <p>Note : <b>XTE<sub>n</sub></b> is only valid for first(<b>DSI0CR</b>) and second(<b>DSI1CR</b>) DSI.</p>	
<b>D0FEn</b> Bit 18	<p><b>D0 Feedback Enable for DSITX<sub>n</sub></b> – This bit enables the XOR Feedback Tuning for lane 0 when <b>RCTR<sub>n</sub></b> is set.</p> <p>This bit is used for internal testing and should be programmed to 0 for normal use.</p>	<p>0 = Disable 1 = Enable</p>
<b>D1FEn</b> Bit 19	<p><b>D1 Feedback Enable for DSITX<sub>n</sub></b> – This bit enables the XOR Feedback Tuning for lane 0 when <b>RCTR<sub>n</sub></b> is set.</p> <p>This bit is used for internal testing and should be programmed to 0 for normal use.</p>	<p>0 = Disable 1 = Enable</p>
<b>D2FEn</b> Bit 20	<p><b>D2 Feedback Enable for DSITX<sub>n</sub></b> – This bit enables the XOR Feedback Tuning for lane 0 when <b>RCTR<sub>n</sub></b> is set.</p> <p>This bit is used for internal testing and should be programmed to 0 for normal use.</p>	<p>0 = Disable 1 = Enable</p>
<b>D3FEn</b> Bit 21	<p><b>D3 Feedback Enable for DSITX<sub>n</sub></b> – This bit enables the XOR Feedback Tuning for lane 0 when <b>RCTR<sub>n</sub></b> is set.</p> <p>This bit is used for internal testing and should be programmed to 0 for normal use.</p>	<p>0 = Disable 1 = Enable</p>
<b>DFEn</b> Bit 22	<p><b>Decoder Feedback Enable for DSITX<sub>n</sub></b> – This bit enables the Decoder Function when <b>RCTR<sub>n</sub></b> is set.</p> <p>This bit is used for internal testing and should be programmed to 0 for normal use.</p>	
<b>DXEn</b> Bit 23	<p><b>Decoder XOR Enable for DSITX<sub>n</sub></b> – This bit enables the Decoder XOR Enable when <b>RCTR<sub>n</sub></b> is set.</p> <p>This bit is used for internal testing and should be programmed to 0 for normal use.</p>	
<b>Reserved</b> Bit 31-24		

## DSIn Video Register

DSInVR		DSIn Video Register								Offset Address
										[0x080+(n*32)] + 0x004
BIT	31	30	29	28	27	26	25	24		
NAME										
TYPE	RO	RO	RO	RO	RO	RO	RO	RO	RO	
RESET	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x0	
BIT	23	22	21	20	19	18	17	16		
NAME										
TYPE	RO	RO	RO	RO	RO	RO	RO	RO	RO	
RESET	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x0	
BIT	15	14	13	12	11	10	9	8		
NAME						<b>HACTn[11:8]</b>				
TYPE	RO	RO	RO	RO		RW				
RESET	0x0	0x0	0x0	0x0		0x04				
BIT	7	6	5	4	3	2	1	0		
NAME	<b>HACTn[7:0]</b>									
TYPE	RW									
RESET	0x00									

**Table 10-20:** DSIn Video Register Description

Name	Description	Setting
<b>HACTn</b> Bit 11-0	<b>Horizontal Active Period for DSITXn</b> –These bits specify the horizontal active period in terms of pixel clk of output video packet of DSITXn.  The HACTn must be multiply of 64-bits, except the last DSITXn when there is more than 1 DSITX.	
<b>Reserved</b> Bit 31-12		

## DSIn Ack Resp Register

DnARR		DSIn Ack Resp Register								Offset Address
										$[0x080+(n*32)] + 0x008$
BIT	31	30	29	28	27	26	25	24		
NAME										
TYPE	RO	RO	RO	RO	RO	RO	RO	RO	RO	
RESET	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x0	
BIT	23	22	21	20	19	18	17	16		
NAME										
TYPE	RO	RO	RO	RO	RO	RO	RO	RO	RO	
RESET	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x0	
BIT	15	14	13	12	11	10	9	8		
NAME	<b>ARn[15:8]</b>									
TYPE	RO									
RESET	0x00									
BIT	7	6	5	4	3	2	1	0		
NAME	<b>ARn[7:0]</b>									
TYPE	RO									
RESET	0x00									

**Table 10-21:** DSIn Ack Resp Register Description

Name	Description	Setting
<b>ARn</b> Bit 15-0	<b>DSITXn Acknowledge Response</b> – These bits specify the acknowledge response received.	
<b>Reserved</b> Bit 31-16		

## DSIn Status Register

Offset Address

DnSR

DSIn Status Register

[0x080+(n\*32)] + 0x00C

BIT	31	30	29	28	27	26	25	24
NAME								
TYPE	RO	RO	RO	RO	RO	RO	RO	RO
RESET	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x0
BIT	23	22	21	20	19	18	17	16
NAME								
TYPE	RO	RO	RO	RO	RO	RO	RO	RO
RESET	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x0
BIT	15	14	13	12	11	10	9	8
NAME		<b>CRCEn</b>	<b>ECCE2_n</b>	<b>ECCE1_n</b>	<b>CONTn</b>	<b>VMMn</b>	<b>BE n</b>	<b>BAn</b>
TYPE	RO	RO	RO	RO	RO	RO	RO	RO
RESET	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x0
BIT	7	6	5	4	3	2	1	0
NAME	<b>CSTn</b>	<b>DSTn</b>	<b>LPTOn</b>	<b>HSTOn</b>	<b>ATrn</b>	<b>ARRn</b>	<b>BTARn</b>	<b>RDRn</b>
TYPE	RO	RO	RW1C	RW1C	RW1C	RW1C	RW1C	RO
RESET	0x1	0x1	0x0	0x0	0x0	0x0	0x0	0x0

Table 10-22: DSIn Status Register Description

Name	Description	Setting
<b>RDRn</b> Bit 0	<b>DSITXn Read Data Ready</b> – This bit reflects whether the data from the MIPI slave is ready for read by the MIPI host controller. This bit is valid only during the read operation. This bit will be automatically cleared when all the received data are read out.	0 = Not ready 1 = Ready
<b>BTARn</b> Bit 1	<b>DSITXn BTA Response</b> – This bit reflects the DSITXn data lane status after DSITXn has made a BTA.	0 = The MIPI slave has not passed the lane authority back. 1 = The MIPI slave has passed the lane authority back.
<b>ARRn</b> Bit 2	<b>DSITXn ACK Response Ready</b> – This bit reflects whether the ACK response has been received or not by MIPI TX DSI_<n> TX. The ACK response can be an ACK trigger message or ACK with Error Report packet.	0 = Response has not been received. 1 = Response has been received.
<b>ATrn</b> Bit 3	<b>DSITXn ACK Trigger Response</b> – This bit reflects whether the ACK trigger message has been received or not by DSITXn.	0 = ACK trigger message has not been received. 1 = ACK trigger message has been received.
<b>HSTOn</b> Bit 4	<b>DSITXn HS TX Time Out</b> – This bit reflects the status of the HS TX timer for DSITXn.	0 = The HS TX timer has expired. 1 = The HS TX timer has not expired.
<b>LPTOn</b> Bit 5	<b>DSITXn LP RX Time Out</b> – This bit reflects the status of the LP RX timer for DSITXn.	0 = The LP RX timer has expired. 1 = The LP RX timer has not expired.
<b>DSTn</b> Bit 6	<b>DSITXn Data Lane Status</b> – This bit reflects the status at the MIPI Data lane for DSITXn.	0 = Data lane is not in LP-11. 1 = Data lane is in LP-11.
<b>CSTn</b> Bit 7	<b>DSITXn Clock Lane Status</b> – This bit reflects the status at the MIPI Clock lane for DSITXn.	0 = Clock lane is not in LP-11. 1 = Clock lane is in LP-11.
<b>BAn</b> Bit 8	<b>DSITXn Command Buffer Available</b> – This bit reflects the status of the DSITXn command buffer. If the buffer is not full, this bit will be set	0 = The command buffer is full. 1 = The command buffer is not

	to 1. The MIPI host controller can write at least 1 packet to the buffer.	full.
<b>BE<sub>n</sub></b> Bit 9	<b>DSITX<sub>n</sub> Command Buffer Empty</b> – This bit reflects the status of the DSITX <sub>n</sub> command buffer. If the buffer is empty, this bit will be set to 1. The MIPI host controller can write up to the maximum size of the buffer.	0 = The command buffer is not empty. 1 = The command buffer is empty.
<b>VMM<sub>n</sub></b> Bit 10	<b>DSITX<sub>n</sub> VC Mis-Match</b> – This bit reflects whether there is a mismatch between the VC ID transmitted by the DSITX <sub>n</sub> and the VC ID received from the MIPI slave.	0 = No mismatch 1 = Mismatch has occurred
<b>CONT<sub>n</sub></b> Bit 11	<b>DSITX<sub>n</sub> Contention</b> – This bit reflects the status of the data lane contention detector.	0 = No contention 1 = Contention has occurred
<b>ECCE1<sub>n</sub></b> Bit 12	<b>DSITX<sub>n</sub> ECC Single Bit Error</b> – This bit reflects the status of ECC checking for the packets received from the MIPI slave from DSITX <sub>n</sub> . The status is valid only when the <b>ECD</b> bit is set to 0. Once an ECC single-bit error occurs, this bit will be set to 1. It will remain as 1 until the MIPI host controller writes 1 to clear it.	0 = No ECC single-bit error since this bit is cleared 1 = At least 1 ECC single-bit error since this bit is cleared
<b>ECCE2<sub>n</sub></b> Bit 13	<b>DSITX<sub>n</sub> ECC Multi Bit Error</b> – This bit reflects the status of ECC checking for the packets received from the MIPI slave from DSITX <sub>n</sub> . The status is valid only when the <b>ECD</b> bit is set to 0. Once an ECC multi-bit error occurs, this bit will be set to 1. It will remain as 1 until the MIPI host controller writes 1 to clear it.	0 = No ECC multi-bit error since this bit is cleared 1 = At least 1 ECC multi-bit error since this bit is cleared
<b>CRCE<sub>n</sub></b> Bit 14	<b>DSITX<sub>n</sub> CRC Error</b> – This bit reflects the status of CRC checking for the packets received from the MIPI slave from DSITX <sub>n</sub> . The status is valid only when the <b>ECD</b> bit is set to 0. Once a CRC error occurs, this bit will be set to 1. It will remain as 1 until the MIPI host controller writes 1 to clear it.	0 = No CRC error since this bit is cleared 1 = At least 1 CRC error since this bit is cleared
<b>Reserved</b> Bit 31:15		

## DSIn Delay Control 1 Register

Offset Address

DSInDC1R

DSIn Delay Control 1 Register

[0x080+(n\*32)] + 0x0010

BIT	31	30	29	28	27	26	25	24
NAME	D3_DELAY_SELn[6:0]							
TYPE	RO RW							
RESET	0x0 0x40							
BIT	23	22	21	20	19	18	17	16
NAME	D2_DELAY_SELn[6:0]							
TYPE	RO RW							
RESET	0x0 0x40							
BIT	15	14	13	12	11	10	9	8
NAME	D1_DELAY_SELn[6:0]							
TYPE	RO RW							
RESET	0x0 0x40							
BIT	7	6	5	4	3	2	1	0
NAME	D0_DELAY_SELn[6:0]							
TYPE	RO RW							
RESET	0x0 0x40							

Table 10-23: DSIn Delay Control 1 Register Description

Name	Description	Setting
<b>D0_DELAY_SELn</b> Bit 6-0	<b>D0 Delay Select for DSITXn</b> – These bits select the delay for the data lane 0.  For n = 2, the effect of this delay will take effect when both <b>DSI0DC1R[0x090]</b> and <b>DSI1DC1R[0x0B0]</b> are programmed.	
<b>Reserved</b> Bit 7		
<b>D1_DELAY_SELn</b> Bit 14-8	<b>D1 Delay Select for DSITXn</b> – These bits select the delay for the data lane 1.  For n = 2, the effect of this delay will take effect when both <b>DSI0DC1R[0x090]</b> and <b>DSI1DC1R[0x0B0]</b> are programmed.	
<b>Reserved</b> Bit 15		
<b>D2_DELAY_SELn</b> Bit 22-16	<b>D2 Delay Select for DSITXn</b> – These bits select the delay for the data lane 2.  In 3-DSI mode, these values have no effect as only up to 2-lanes mode is supported.	
<b>Reserved</b> Bit 23		
<b>D3_DELAY_SELn</b> Bit 30-24	<b>D3 Delay Select for DSITXn</b> – These bits select the delay for the data lane 3.  In 3-DSI mode, these values have no effect as only up to 2-lanes mode is supported.	
<b>Reserved</b> Bit 31		

## DSIn Delay Control 2 Register

Offset Address

DSInDC2R

DSIn Delay Control 2 Register

[0x080+(n\*32)] + 0x014

BIT	31	30	29	28	27	26	25	24
NAME								
TYPE	RO	RO	RO	RO	RO	RO	RO	RO
RESET	0x0	0x0	0x0	0x0	0x0	0x0	0x0	0x0
BIT	23	22	21	20	19	18	17	16
NAME	<b>MAX_SELn</b>	<b>MAX_1_3_SELn[6:0]</b>						
TYPE	RW	RO						
RESET	0x0	0x40						
BIT	15	14	13	12	11	10	9	8
NAME		<b>MAX_0_2_SELn[6:0]</b>						
TYPE	RW	RO						
RESET	0x0	0x40						
BIT	7	6	5	4	3	2	1	0
NAME		<b>CLK_DELAY_SELn[6:0]</b>						
TYPE	RO	RW						
RESET	0x0	0x40						

Table 10-24: DSIn Delay Control 2 Register Description

Name	Description	Setting
<b>CLK_DELAY_SELn</b> Bit 6-0	<b>Clock Delay Select for DSITXn</b> – These bits select the delay for the clock lane.  For n = 0 or 1, the effect of this delay will take effect when either <b>DSI0DC1R[0x090]</b> or <b>DSI1DC1R[0x0B0]</b> is programmed.  For n = 2, the effect of this delay will take effect when both <b>DSI0DC1R[0x090]</b> and <b>DSI1DC1R[0x0B0]</b> are programmed.	
<b>Reserved</b> Bit 7		
<b>MAX_0_2_SELn</b> Bit 14-8	<b>Max Select for lane 0 and 2</b> – These bits display the maximum delay calculated from XOR calibration for lane 0 or lane 2.	
<b>Reserved</b> Bit 15		
<b>MAX_1_3_SELn</b> Bit 22-16	<b>Max Select for lane 1 and 3</b> – These bits display the maximum delay calculated from XOR calibration for lane 1 or lane 3.	
<b>MAX_SELn</b> Bit 23	<b>Max Select for lane 2 and 3</b> – This bit select the MAX value for lane 2 and 3 when read from this register.	0 = Select Max value for lane 0 in [14:8] Max value for lane 1 in [22:16] when read. 1 = Select Max value for lane 2 in [14:8] Max value for lane 3 in [22:16] when read.
<b>Reserved</b> Bit 31-24		

# 11 Electrical Characteristics

## MAXIMUM RATINGS

Table 11-1: Maximum Ratings (Voltage Referenced to V<sub>SS</sub>)

Symbol	Parameter	Value	Unit
V <sub>AVDD_RX</sub>	Analog Core Power Supply for RX	-0.3 to 1.44	V
V <sub>AVDD_TX</sub>	Analog Core Power Supply for TX	-0.3 to 1.44	V
V <sub>VDD_IO</sub>	I/O Power Supply	-0.3 to 2.5	V
V <sub>VCL_CP</sub>	Analog Power Supply	-0.3 to 2.5	V
V <sub>VCL_BG</sub>	Analog Power Supply	-0.3 to 2.5	V
T <sub>SOL</sub>	Solder Temperature / Time	225 for 40 sec max at solder ball	°C
T <sub>STG</sub>	Storage Temperature	-40 to 150	°C

Maximum ratings are those values beyond which damages to the device may occur. Functional operation should be restricted to the limits specified in the electrical characteristics tables and Pin Description section

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. Unused outputs must be left open. This device may be light sensitive. Caution should be taken to avoid exposure of this device to any light source during normal operation. This device is not radiation protected.

## RECOMMENDED OPERATING CONDITIONS

Table 11-2: Recommended Operating Conditions

Symbol	Parameter	Min	Typ	Max	Unit
V <sub>AVDD_RX</sub>	Analog Core Power Supply for MIPI RX	1.14	1.20	1.26	V
V <sub>AVDD_TX</sub>	Analog Core Power Supply for MIPI TX	1.14	1.20	1.26	V
V <sub>VDD</sub>	Digital Core Power Supply	1.14	1.20	1.26	V
V <sub>AVDD_PLL</sub>	Analog PLL Power Supply	1.14	1.20	1.26	V
V <sub>VDD_IO</sub>	I/O Power Supply	1.71	1.80	1.89	V
V <sub>VCL_CP</sub>	Analog Power Supply for Charge Pump	1.71	1.80	1.89	V
V <sub>VCL_BG</sub>	Analog Power Supply for Bandgap	1.71	1.80	1.89	V
T <sub>A</sub>	Operating Temperature	-40	25	125	°C

## DC Characteristics

### Conditions

Voltage referenced to VSSIO = AVSS = VSSBG = VSSCP

AVDDR<sub>X</sub> = AVDDT<sub>X</sub> = V<sub>CORE</sub> = 1.2V

VDDIO = VCICP = VCIBG = 1.8V

VDDRAM = 3.3V

T<sub>A</sub> = 25°C

Table 11-3: DC Characteristics

Symbol	Parameter	Test Condition	Min	Typ (*Estimated)	Max	Unit
I <sub>DD_1.2V_playback</sub>	Active Mode (Playback)	1920x1080 Playback, white pattern MIPIRX@30Hz (command mode) MIPITX@60Hz (video mode)	-	110	170	mA
I <sub>DD_1.8V_playback</sub>			-	4.5	8	mA
I <sub>DD_VDDRAM_playback</sub>			-	9	20	mA
I <sub>DD_1.2V_still</sub>	Active Mode (Still Image)	1920x1080 Self-Refresh MIPIRX Off MIPITX@60Hz (video mode)	-	89	150	mA
I <sub>DD_1.8V_still</sub>			-	4.5	8	mA
I <sub>DD_VDDRAM_playback</sub>			-	7	20	mA
I <sub>DD_1.2V_sleep</sub>	Sleep Mode	MIPIRX and MIPITX Off. Entry by sending sleep in command (DCS cmd 10h) to SSD2858	-	14	17	mA
I <sub>DD_1.8V_sleep</sub>			-	1	2	mA
I <sub>DD_VDDRAM_sleep</sub>			-	26	150	μA
I <sub>DD_1.2V_pwrdown</sub>	Power Down Mode	Power Down mode Internal 1.2V power is cut off and can be exit only by asserting reset	-	15	50	μA
I <sub>DD_1.8V_pwrdown</sub>			-	1.3	10	μA
I <sub>DD_VDDRAM_pwrdown</sub>			-	1	10	μA
V <sub>OH</sub> (CMOS)	Output High Voltage (CMOS)	I <sub>OH</sub> = -2 ~ -16 mA	1.44	-	-	V
V <sub>OL</sub> (CMOS)	Output Low Voltage (CMOS)	I <sub>OL</sub> = 2 ~ 16 mA	-	-	0.27	V
V <sub>IH</sub> (CMOS)	Input High Voltage (CMOS)		1.26	-	-	V
V <sub>IL</sub> (CMOS)	Input Low Voltage (CMOS)		-	-	0.36	V
I <sub>oZ</sub>	Tri-state Output		-	±1	-	μA

	Leakage Current					
$I_{IN}$	Input Leakage Current	$V_{IN} = V_{DDIO}$ or $V_{SS}$	-	$\pm 1$	-	$\mu A$
$C_{IN}$	Input Capacitance		-	2.2	-	pF

## 12 AC Characteristics

### RESET Timing

Table 12-1: RESET Timing

Symbol	Parameters	Min	Typ	Max	Units
T <sub>RESET</sub>	RESET “Low” Pulse Width	20	-	-	ms

Solomon Systech reserves the right to make changes without notice to any products herein. Solomon Systech makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Solomon Systech assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any, and all, liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typical" must be validated for each customer application by the customer's technical experts. Solomon Systech does not convey any license under its patent rights nor the rights of others. Solomon Systech products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Solomon Systech product could create a situation where personal injury or death may occur. Should Buyer purchase or use Solomon Systech products for any such unintended or unauthorized application, Buyer shall indemnify and hold Solomon Systech and its offices, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Solomon Systech was negligent regarding the design or manufacture of the part.



The product(s) listed in this datasheet comply with Directive 2002/95/EC of the European Parliament and of the council of 27 January 2004 on the restriction of the use of certain hazardous substances in electrical and electronic equipment and People's Republic of China Electronic Industry Standard SJ/T 11363-2006 "Requirements for concentration limits for certain hazardous substances in electronic information products (电子信息产品中有毒有害物质的限量要求)". Hazardous Substances test report is available upon request.

<http://www.solomon-systech.com>